

## Analysis and design of Phase Frequency Detector using Current Mode Logic

Anu Tonk<sup>1</sup> and Bal Krishan<sup>2</sup>

*Department of Electronics Engineering, YMCA UST, Faridabad, Haryana*

<sup>1</sup>*tonkanu.saroaha@gmail.com*

<sup>2</sup>*kadiyan26@yahoo.com*

### **Abstract**

*The design of phase frequency detector (PFD) using CMOS current mode logic (CML\_PFD) is presented in this paper. Further its performance has been compared with a proposed PFD, denoted here as M\_CML\_PFD. The simulation results are focused on accounting the power dissipation, delay and output noise. Both the PFDs are designed to be dead zone free and using 0.35 $\mu$ m CMOS technology on SPICE simulator. The output noise experienced is reduced by 6.5% in M\_CML\_PFD. The power dissipation of the proposed M\_CML\_PFD is 15.72% lesser and delay is 2.37 times less than the CML\_PFD when operating at 100 MHz input frequency with 3.3V voltage supply.*

**Keywords:** *Phase Locked Loop, High Speed Integrated Circuits, Phase frequency detector, Current Mode Logic, D flip flop*


## **1. Introduction**

Phase locked loops (PLL) are widely used for clock phase synchronization, frequency synthesis, wireless systems, digital circuits, high performance microprocessor systems and disk driven electronics [1]. There is an increasing demand for a high frequency operation and low jitter PLL. A common architecture for clock generation uses a phase frequency detector (PFD) for simultaneous phase and frequency acquisition. Traditional phase frequency detector finds out the difference in phase and frequency between two inputs [3]. These frequency inputs are reference frequency and the output of voltage controlled oscillator [2]. A difference in phase results in a pulse generated at either the UP or DOWN output of the PFD. Ideally, the pulse width is linearly proportional to the phase difference. Current-mode-logic circuits play an important role in the design of CMOS frequency synthesizers for modern wireless digital communication systems [6]. Current mode logic (CML) is a popular logic style for high speed circuits. This type of logic was first implemented using bipolar transistors [4] and extended for applications with MOS transistors. Conventional CMOS, however, has almost negligible static power dissipation but still the dynamic power dissipation during transition from one logic level to another has led to the development of a logic that reduced the dynamic power dissipation. Thus the Current Mode Logic (CML) was introduced as it requires a smaller dynamic power than that of the conventional logic because of smaller output swings [5].


## **2. Circuit Architecture**

### **2.1 CML\_PFD**

The CML\_PFD in Figure1 has been designed using two D flip flops. Further the D flip flop involves use of two D latches in master slave configuration as shown in Figure 2. The main block of CML\_PFD is nothing else but a “D latch”, shown in Figure 3, on which the working of CML\_PFD mainly depends.



**Figure 1. CML Design using Two D Flip Flops**



**Figure 2. Two D Latches in Master Slave Configuration to form D Flip Flop**

In CML\_PFD the D-latch has been designed using Current Mode logic. The D latch here is negative edge triggered. PMOS<sub>1</sub> and PMOS<sub>2</sub>, PMOS<sub>1</sub> and PMOS<sub>3</sub>, NMOS<sub>6</sub> and NMOS<sub>3</sub> working as current mirror source. PMOS<sub>4</sub> and PMOS<sub>6</sub> is diode connected load which remain in saturation region. D and D<sub>BAR</sub> are given at NMOS<sub>2</sub> and NMOS<sub>5</sub> respectively while CLK and CLK<sub>BAR</sub> at NMOS<sub>1</sub> and NMOS<sub>7</sub>. NMOS<sub>6</sub> and NMOS<sub>9</sub> are used to provide ground path to outputs when CLK<sub>BAR</sub> signal is high. This force the circuit to be in reset state. The working of D

latch depends on the clock condition which has been explained as follows with the two possible conditions:

Case 1: When  $Clk=1$  and  $ClkX=0$


a) When  $D=1$  and  $DX=0$  then PMOS\_3 is ON and thus  $Q=1$

b) When  $D=0$  and  $DX=1$  then PMOS\_3 is ON and a path is provided to ground through NMOS\_5 and NMOS\_1 and thus  $Q=0$

Case 2: When  $Clk=0$  and  $ClkX=1$

Then  $Q$  will remain in same state as previous because NMOS\_8 and NMOS\_9 are acting as hold circuit.

Thus the D latch in CML\_PFD is the main building block and responsible for overall characteristics of CML\_PFD.




**Figure 3. Schematic of D Latch used in CML\_PFD**

## 2.2 M\_CML\_PFD

For the standard CML\_PFD and proposed M\_CML\_PFD the difference lies in the design of D latch as shown in Figure 4.

On Comparing Figure 3 and Figure 4 we notice that PMOS\_2 and PMOS\_3 are removed which results in the reduction of the number of current mirrors, hence the dependence on the current reduces considerably. With this the glitches in the output are reduced and the same can be observed from the graphs of CML\_PFD and M\_CML\_PFD in locked state. Here PMOS\_6 acts as load and is in saturation always. Also the transistor count in M\_CML\_PFD is reduced further decreasing the power dissipation. A reduction in delay and faster response is observed too in the proposed circuit.



**Figure 4. Schematic of Proposed D Latch in M\_CML\_PFD**


### 3. Simulation Results

The simulations mentioned above were done using Tanner tools 14 version. With the help of S-EDIT, W-EDIT, L-EDIT net list was generated and SPICE commands were used to obtain various parameters mentioned in the Table 1.


#### 3.1 Output Waveforms

**Table 1. Setup Parameters**


Rise time/RT	0.01 ns
Fall time/FT	0.01ns
High Time/HT	5ns
Low time/LT	5ns
Pulse Width/PW	5ns
Bit pattern	1010011
AC analysis(Frequency Sweep Type)	dec
Start frequency ; Stop frequency	10 meg; 100 meg
Number of frequencies	10




**Figure 5(a). Locked State of CML\_PFD with Same Reference and Feedback Frequencies [v (Down), v (Up), v (Back) and v (Ref) from Top to Down]**



**Figure 5(b). Output of CML\_PFD when Both Feedback and Reference Frequencies are Different (Lead/Lag at Different Instants) [v (Back), v (Ref), v (Down) and v (Up) from Top to Down]**



**Figure 6(a). Locked State of M\_CML\_PFD with Same Reference and Feedback Frequencies [v (Down), v (Up), v (BACK) and v (Ref) from Down to Top]**



**Figure 6(b). Output of M\_CML\_PFD when Both Feedback and Reference Frequencies are Different (Lead/Lag at Different Instants) [v (Down), v (Up), v (BACK) and v (Ref) from Down to Top]**


Figure 5(a) displays the pfd characteristics of CML\_PFD when output of VCO (fback) and reference frequency (fref) are of same frequencies. In it we can observe that whenever both the falling edges of fback and fref occur simultaneously, there will be a glitch on up and down signal displaying that the two frequencies are locked in phase as well as frequency. Next, if fback is leading fref then the up signal goes high and remains in the

high state till the next falling edge appears but if  $f_{ref}$  is leading  $f_{ref}$  then the down signal will become high as observed in figure 5(b). Same is true for M\_CML\_PFD.


### 3.2 Transfer Curves

**Table 2. Setup Parameters**

Parameter1(for sweep)	K
Start value	0ns
Stop value	10ns
Sweep type	Linear
Step	0.5
Voltagesource_2 master interface	Pulse
Delay (Voltagesource_2)	K
Rise Time, Fall Time	0.01ns
VHigh	3.3V
VLow	0V



**Figure 7. Transfer Curve for CML\_PFD**



**Figure 8. Transfer Curve of Proposed M\_CML\_PFD Circuit**


For Plotting the transfer curves use the option of Arithmetic traces in W-Edit. The transfer curve has  $c-b(ns)$  value on Y axis and  $k(ns)$  value on X-axis. This shows the variation of difference of  $V(up)$  and  $V(down)$  with respect to the delay ( $k$ ) sweep set for the Voltagesource\_2. This in turn represents no dead zone if the graph obtained is linear. "Dead zone" is a problem that occurs in non-ideal PFD's generally resulting in the flatness of the phase response graph near the origin thus contributing to the occurrence of phase noise and jitter. The PFD doesn't detect the phase error when it is within the dead zone region, then PLL locks to a wrong phase which is highly undesirable and the probability of obtaining inaccurate results increases substantially. But the improved design presented in this paper leads to a dead zone free PFD as depicted by the transfer curve shown in Figure 7 and Figure 8.

### 3.3 Delay


The benefit of a faster logic propagation delays in speed critical paths of mixed signal applications such as the phase detector of a high-speed PLL is invaluable [5].

The propagation delay or in a mixed signal circuit can lead to errors and noise. Thus for the reduction in noise it is very important to obtain a high speed circuit or indirectly reduce the total circuit delay.






**Figure 9. Graph for Delay Calculations of CML\_PFD**




**Figure 10. Graph for Delay Calculations of M\_CML\_PFD**

As can be observed here by comparing Figure 9 and Figure 10, we see that the total delay for the proposed model M\_CML\_PFD is approximately 0.24 ns. The total delay of the CML\_PFD is 0.5ns. Thus the overall speed of M\_CML\_PFD considerably improves in comparison to CML\_PFD. This results in an added advantage especially in case of phase frequency detector as it is used for mixed signal applications where a slight difference in speed can totally change the output. This may even result in jitter which is not appreciated.

### 3.4 Noise Spectral Density vs. Frequency



**Figure 11. Noise Spectral Density Graph for CML\_PFD (x Axis Represents a Frequency Range from 10 to 100 MHz and y Axis Represents Noise in db)**



**Figure 12. Noise Spectral Density Graph for M\_CML\_PFD (x Axis Represents a Frequency Range from 10 to 100 MHz and y Axis Represents Noise in db)**

#### 4. Conclusions

This paper presents PFD architecture using current mode logic technology which is a novel one. While on one hand it is dead zone free on the other it consumes low power and operates at a better speed. Zero dead-zone implies that the PFD can detect any amount of phase error thus probability of occurrence of an error has been considerably reduced.

- The M\_CML\_PFD which is proposed here is found to be better in performance than the CML\_PFD, as the transistor count is reduced.
- As it can be inferred from the Table 3, the power dissipation of the proposed CML\_PFD is 15.72% less than the previous CML\_PFD.
- Similarly delay is reduced by 2.37 times as compared to the previous CML\_PFD.
- Also noise experienced is reduced by 6.5% which is a noticeable Figure as noise is a very important parameter.

**Table 3. Comparison Table based on Various Parameters between Previous and Proposed CML\_PFD**

	CML_PFD	M_CML_PFD
Power	7.25mw	6.11 mW
Glitch Time	0.08ns	0.56 ns
Glitch Period	10ns	10 ns
Delay	0.57ns	0.24 ns
Output Noise	-142.16db	-132.88 dB

## References

- [1] K. Arshak, O. Abubaker and E. Jafer, "Design and Simulation Difference Types CMOS Phase Frequency Detector for High Speed and Low Jitter PLL", proceedings of 5th IEEE International Caracas Conference on Devices, Circuits, and Systems, Dominican Republic, vol. 1, (2004) November 3-5, pp. 188-191.
- [2] N. M. H. Ismail and M. Othman, "Low Power Phase Locked Loop Frequency Synthesizer for 2.4 GHz Band Zigbee", American Journal of Engineering and Applied Sciences, vol. 2, no. 2, (2009), pp. 337-343.
- [3] K. P. Thakore, H. C. Parmar and N. M. Devashrayee, "High Speed PFD with Charge Pump and Loop Filter for Low Jitter and Low Power PLL", IJECT, vol. 2, Issue 2, (2011) June.
- [4] P. Gray, P. Hurst, S. Lewis and R. Meyer, "Analysis and design of analog integrated circuits", 4th ed. New York: John Wiley & Sons, (2000).
- [5] L. Li, S. Raghavendran and D. T. Comer, "CMOS Current Mode Logic Gates for High-Speed Applications", 12th NASA Symposium on VLSI Design, Coeur d'Alene, Idaho, USA, (2005) October 4-5.
- [6] N. Christoffers, R. Lerch, B. J. Hosticka, S. Kolnsberg and R. Kokozinski, "Performance Estimate for High-Speed Cmos-Current-Mode-LogicCircuits based on Output Voltage Swing Considerations", GeMiC, (2005).

## Authors

**Anu Tonk**, holds a B. Tech in Electronics & Communication Engineering from ASET, Amity University, Noida in 2012 and is currently pursuing M. Tech in VLSI Design from YMCA University of Sciences and Technology, Faridabad.

Areas of Research interests: VLSI Design, Nanoelectronics & Devices, Communication Engineering

**Bal Krishan**, received a B.E. degree in Electronics & Communication Engineering from CRCE (Now DCRUST University), Murthal, Sonapat, Haryana in 1997 and M.Tech in Nanotechnology from Jamia Millia University, Delhi in 2009. He has presented a number of research papers in various National & International conferences and has to his credit published papers in research Journals. He is pursuing PhD in the field of Nanoelectronics from YMCA University of Sciences and Technology, Faridabad (Haryana). Presently he is working as Assistant Professor, Electronics Engineering Department, YMCA UST, Faridabad, Haryana.