

A Spice Behavioral Model of Tunnel Diode: Simulation and Application

Messaadi Lotfi¹ and Dibi Zohir¹

¹*Department of Electronics, Advanced Electronic Laboratory (LEA),
Batna University, Avenue Mohamed El-hadi Boukhrouf, 05000, Batna, Algeria
lotfi.messaadi@gmail.com, zohirdibi@yahoo.fr*

Abstract

This paper provides an Analog Behavioral Model (ABM) in Pspice of a tunnel diode. The Pspice parameters are implemented as separate parameterized blocks constructed from Spice (ABM) controlled sources and extracted through experiment. A tunnel diode based oscillator is also proposed and simulated using circuit analysis software. The behavior of the tunnel diode is simulated and compared to the measured data to show the accuracy of the Pspice model. Close agreement was obtained between the simulation and experimental results.

Keywords: Tunnel diode, tunnel diode oscillator (TDO), Spice simulation, resonant tunneling diode (RTD), Analog Behavioral Modeling (ABM)

1. Introduction

Leo Esaki invented a tunnel diode, which is also known as “Esaki diode” on behalf of its inventor. It’s a high conductivity two terminal P-N junction diode doped heavily about 1000 times greater than a conventional junction diode. Because of heavy doping depletion layer width is reduced to an extremely small value of 1/10000 m. When a DC voltage is applied in the forward bias operation, a TD I-V curve features a region of negative differential resistance. At low voltages (< 0.5 V in Figure 1) electrons from the conduction band of the n-side will tunnel to the hole states of the valence band of the p-side through the narrow p - n junction, creating a forward bias tunnel current. In this region the energy of the potential barrier is high, while the energy of the electron and conduction bands overlap. As the voltage increases, the region where the energy of electrons in the conduction band overlap with the hole band starts to decrease and leads to a decrease in the tunneling current. This is the negative differential resistance region marked by the red line in Figure 1. At higher voltages the potential barrier decreases and the TD produces a forward diffusion current as seen in a regular p - n diode. The negative differential characteristic feature allows a TD to function as a low current ac power source capable of very fast operation (GHz).

Following Esaki’s discovery, tunnel diodes have received interest because of their remarkable multivalued I-V characteristic and inherent high switching speeds. They have been used in circuits such as amplifiers [1], oscillators, pulse generators, and analog-to-digital converters (ADCs) [2]. More recently it has been shown that incorporating tunnel diodes (Esaki diodes or resonant tunneling diodes (RTDs)) with transistors can improve circuit performance, by increasing the speed of signal processing circuitry or decreasing power consumption at the same speed. A variety of these hybrids III – V transistor/RTD circuits have been demonstrated, e.g., ADCs and oscillators. A new tunnel diode differential comparator has been proposed which lowers power dissipation by a factor of two relative to a transistor-only comparator while also increasing speed [3].

Tunnel diodes are usually fabricated from germanium, gallium arsenide, or gallium antimonide [4]. Silicon is not used in the construction of tunnel diode because I_p/I_v is

maximum in case of Gallium arsenide. (I_p =Peak value of forward current and I_v = Valley current). This ratio is very small for silicon and is of the order of 3. Ordinarily they are manufactured by alloying from gallium arsenide. Source materials are highly doped semiconductor crystals with an impurity concentration of the order 10^{25} per cubic meter.

Although PSpice does not include a built-in model for a resonant tunneling diode, various ways can be used to implement and incorporate a suitable RTD model [2]. Three different ways have been used in the present work to obtain a Spice behavioral model for the RTD. They are all based on the experimental I –V characteristics of the RTD and its large signal equivalent circuit. This model is then used to simulate a variety of circuits consisting mainly of a sinusoidal signal generator, a three state OR gate, a three state inverter and a frequency multiplier. The analyzed circuits are characterized mainly by their reduced complexity and ease of analysis.

2. Tunnel Diode Current-Voltage Characteristic

For circuit simulations a SPICE (Simulation Program for Integrated Circuits Emphasis) model is needed. The measured I-V characteristics of the interband Esaki tunnel diode are well described by the Broekaert resonant tunneling diode (RTD) Spice model [5]. The three current components have been discussed, Figure 1, can be unraveled by fitting the measured I-V characteristic, as shown for a commercial Ge tunnel diode. The first two terms in the Broekaert model are tunneling terms. The first term models the primary tunneling current giving rise to the peak in the I-V characteristic. The second term in the RTD models the second resonance state, which in the Esaki tunnel diode, models the excess, defect-assisted tunneling current. The third term in the Broekaert models describes the thermionic current. This fit to the Broekaert model was first shown in reference [6].




Figure 1. Measured Current-Voltage Characteristics (Open Circles) of a Geesaki Diode (TD266, Germanium Power Devices, Andover, MA). Three Current Components, Band-to-Band Tunnel Current, Excess/Valley Current, and Thermal/Diffusion Current, are shown

The behavior of the tunneling current in a degenerate $p^+ n^+$ junction can be understood by considering the computed energy band diagram of Figure 1 shown at zero bias in

Figure 2 (a). When a forward bias is applied, Figure 2 (b), electrons in the n-type semiconductor can tunnel through the narrow depletion width to the available states in the p-type semiconductor and the current increases; the peak current density is achieved when the overlap between occupied states in the conduction band of the n-side and empty electron states in the valence band of the p-side is maximized.




Figure 2. Computed Energy Band Diagram of an Abrupt P+N+ Junction with P and N Dopant Densities As $1 \times 10^{20} \text{ cm}^{-3}$ for (A) Zero Bias, (B) Forward Bias of 100 mV

A further increase in the forward bias causes a decrease in the tunneling current density until E_c on the n-side and E_v on the p-side align, Figure 2 (c), and there are no more states available to tunnel to as the electrons now see the forbidden gap. Defects in the semiconductor however, can lead to states in the forbidden gap and defect assisted tunneling, a phenomenon known as the excess current. Increasing the bias, increases the thermionic current as the built-in barrier reduces. Figure 2 (d) shows the reverse bias condition where Zener tunneling dominates and the current increases super-exponentially with reverse bias.




Figure 3. Computed Energy Band Diagram of an Abrupt P+N+ Junction With P and N Dopant Densities As $1 \times 10^{20} \text{ cm}^{-3}$ For (C) Forward Bias Of 295 mV, And (D) Reverse Bias of -350 mV

3. Modeling the Esaki Tunnel Diode

The intrinsic Esaki tunnel diode model consists of an ideal tunnel diode a nonlinear capacitor and a nonlinear resistor, see Figure 4.




Figure 4. Esaki Tunnel Diode Circuit Model

An analytic expression for tunneling current density in a p+n+ junction is given by Sze [13] for the indirect tunneling case,

$$J_T = \frac{\sqrt{2} \cdot q^3 m^{*\frac{1}{2}} \epsilon V_a}{4 \cdot \pi^2 \eta^2 E_g^{\frac{1}{2}}} \exp\left(\frac{-4\sqrt{2}m^* \cdot (E_g - \eta w)^{\frac{3}{2}}}{3 \cdot \xi \cdot q \cdot \eta}\right) \quad (1)$$

Where q is the electron charge, m^* is the carrier effective mass, ζ is the maximum junction electric field, V_a is the applied reverse voltage, $\eta = h/2\pi$ is Planck's constant, E_g is the bandgap of the semiconductor (for Si $E_g = 1.12$ eV at 300 K), and $\eta \cdot w$ is the phonon energy. The phonon term is small compared to the bandgap energy (0.063 eV for the optical phonon in Si) and can be ignored.

The depletion layer introduces a junction depletion capacitance, which is bias dependent and it is given by:

$$\frac{1}{C_n^2} = \frac{2(V_{bi} - V_J - 2V_T)}{A^2 \cdot q \cdot \epsilon \cdot m^*} \quad (2)$$

Where C_n is the junction capacitance of tunnel diode, V_{bi} is the built-in potential voltage, V_J is the voltage across the p-n junction, V_T is the thermal voltage, A is junction area, q is the elementary charge and ϵ is the relative permittivity of the material used to form the tunnel diode.

The maximum electric field in an abrupt p-n junction, is related to the thickness of the depletion layer, W , by

$$\xi = \frac{2(V_{bi} - V_a)}{w} \quad (3)$$

Where V_{bi} is the junction built-in voltage. The depletion layer thickness is given by

$$w = \sqrt{\frac{2 \cdot \epsilon \cdot V_{bi} - V_a}{q \cdot N_{eff}}} \quad (4)$$

Where N_{eff} is the effective doping density which can be calculated using

$$N_{eff} = \frac{N_A \cdot N_D}{N_A + N_D} \quad (5)$$

Where the terms N_A and N_D are the acceptor and donor densities, respectively. Using Eqs. (4) and (5), the expression for electric field becomes

$$\xi = \sqrt{\frac{2 \cdot q \cdot N_{\text{eff}}}{\epsilon} (V_{\text{bi}} - V_a)} \quad (6)$$

From Equation (6), it is clear that to obtain a high electric field, high doping densities are required.

The tunnel diode current is typically described as the sum of three exponential functions derived from quantum mechanical considerations. This formulation appears in Sze [13], although here the physics is limited only to the forward-bias direction. Referring to Figure 1, this is expressed as

$$I_{\text{tot}} = \frac{V(t)}{V_p} I_T + I_X + I_{TH} \quad (7)$$

Where

$$I_T = I_p \exp\left(1 - \frac{V(t)}{V_p}\right) \quad (8)$$

$$I_X = I_V \exp(A_2(V(t) - V_V)) \quad (9)$$

$$I_{TH} = I_S \left(\exp\left(\frac{q \cdot V(t)}{K T}\right) - 1\right) \quad (10)$$

The first term is a closed-form expression of the tunneling current density which describes the behaviour particular to the tunnel diode. This includes the negative resistance region which captures the core functionality of the tunnel diode. The second term describes the excess tunneling current density while the third term is the normal diode characteristic. In (8), I_p is the peak current density and V_p is the corresponding peak voltage. In (9), I_V is the peak current density and V_V is the corresponding peak voltage. The parameter A_2 represents an excess current prefactor. Finally, in (10), I_S is the saturation current density, q is the charge of an electron, K is Boltzmann's constant, and T is the temperature in degrees Kelvin.

The tunneling resistance can be obtained from the first part of equation (7) and is given by

$$R = \left(\frac{dI}{dV}\right)^{-1} = -\left[\left(\frac{V(t)}{V_p} - 1\right) \frac{I_p}{V_p} \exp\left(1 - \frac{V(t)}{V_p}\right)\right]^{-1} \quad (11)$$

When the tunnel diode is forward biased, the point at which the negative slope is maximum gives the minimum negative resistance. This value can approximate as follows:

$$|R_{\text{min}}| = \frac{2V_p}{I_p} \quad (12)$$

This negative resistance is often exploited for switching, amplification and oscillation purposes, and therefore implemented in high speed switching circuits and microwave amplifier and oscillators. Typical values of the peak –to- peak valley current ratio (I_p/I_V) the peak voltage (V_p), and the valley voltage (V_V) of Ge, Si and GaAs tunnel diodes are listed in Table 1.

Table 1. Typical Parameters of Tunnel Diodes

Semicondu ctor	(I_p/I_V)	V_p (V)	V_V (V)
Ge	8	0.055	0.35
Si	3.5	0.065	0.42
GaAs	15	0.15	0.5

4. Analog Behavioral Model of Tunnel Diode

The tunnel diode has frequently been used as an example of SPICE device modeling using polynomials. The static current/voltage characteristic of the device contains a region of negative dynamic resistance. The transitions from positive to negative resistance and back again are smooth - there are no discontinuities in slope and the device does not exhibit hysteresis. The device is only operated in the vicinity of the negative resistance region; typically a span of one or two volts. These attributes make the device eminently suitable for polynomial representation (it is no coincidence that this device has been used for illustration so often in the past). Main characteristics of a tunnel diode current/voltage curve are peak voltage and current (V_p , I_p), valley voltage and current (V_v , I_v) and projected peak voltage (V_{pp}). Specific device parameters for this model: $V_P=50mV$; $I_p=5mA$; $V_v=370mV$; $I_v=370uA$; $V_{pp}=525mV$

Current flow in a tunnel diode is due to three distinct effects [8]: thermal current (analogous to a conventional diode), tunnel current (due to direct tunneling) and excess current (due to indirect tunneling). Writing these three terms in PSpice's extended syntax




Figure 5. PSpice ABM Tunnel Diode Model




Figure 6. SPICE ABM Tunnel Diode Model Inserted in Spice Library

5. Simulation Results

The parameterized Esaki tunnel diode model described above was implemented in Spice library [9]. Simulated I-V characteristics of the tunnel diode using the parameter values in Table 2.

Table 2. Esaki Tunnel Diode Parameters Used in Transient Simulation

Parameter	Value
V_{PP}	525mV
I_p	4mA
I_v	370uA
V_v	370mV
V_p	50mV




Figure 7. Simulated Excess Current of Tunnel Diode Model (I_{Excess})




Figure 8. Simulates Band to Band of Tunnel Diode Model (I_X)




Figure9. Simulated Thermal Current of Tunnel Diode Model (I_{TH})




Figure 10. Simulated Forward Tunneling Characteristics of Tunnel Diode (I_{tot})

6. Tunnel Diode Oscillator Circuit

The term oscillator is used to describe a circuit which will produce a continuing, repeated waveform without input other than perhaps a trigger [10]. There are many ways to create oscillator circuits. A simple TD oscillator is shown in figure 11 including the load R_L , which also accounts for circuit losses, and the parallel tank circuit which determines the frequency of oscillations,




Figure 11. Oscillator Circuit Used for Transient Simulation

The principle of the tunnel diode oscillator (TDO) can be briefly described as follows. An LC-tank circuit is maintained at a constant amplitude resonance by supplying the circuit with external power to compensate for dissipation. This power is provided by a tunnel diode that is precisely forward biased with a voltage in the region of negative slope of its I-V characteristic, or the so-called negative resistance region. Such an arrangement makes it a self-resonant circuit as the power supplied by the diode maintains continuous oscillation of the LC-tank operating at a frequency given by the standard expression,

$$\omega = \frac{1}{\sqrt{L.C}}$$

7. Validation Model

The parameterized Esaki tunnel diode model was implemented in a Spice circuit simulator. A transient simulation was also performed on a canonical oscillator circuit containing the tunnel diode to demonstrate the switching characteristics of the device. The circuit used along with the values of the components is shown in Figure 12. A

snapshot of the simulated output voltage versus time in Figure 11 shows the circuit oscillating at approximately 150 MHz.

The circuit of Figure 12 was simulated using the Pspice 10.5 simulator with the following circuit elements and bias conditions: $R1 = 280\Omega$, $R2 = 20\Omega$, $R3 = 1K\Omega$, $L = 100$ nH, $C1 = 100$ nF and $V1 = 1V$.






Figure 12. Tunnel Diode Based Oscillator Used in Spice Simulations


The principle of operation of the circuit is as follows: The tunnel diode has DC instability in its (NDR) region [11]. This means that if the tunnel diode is DC biased in the NDR region of its characteristic, it will oscillate; the oscillations resonant with the LC tank are selected.



a) Voltage Waveform




b) Current Waveform




c) Power losses waveform


Figure 13. Simulation Results of the Tunnel Diode Oscillator Circuit with $R1 > R2$



a) Voltage Waveform



b) Current Waveform



c) Power Losses Waveform

Figure 14. Simulation Results of the Tunnel Diode Circuit with $R1 < R2$

Figure 12 and 13 show the output signal trace of voltage, current and power losses with the TDO operating at a resonance frequency around 6 MHz. A clean nearly sinusoidal waveform is apparent with a peak-to-peak amplitude of around 90mV. The amplitude can be adjusted by tuning the diode bias voltage in the narrow.

8. Conclusion

In conclusion, the current-voltage characteristics of a tunnel diode were simulated and analyzed. Based on these simulations and the equivalent circuit of the tunnel diode, a Spice compatible model was created using the analog behavioral modeling (ABM) option. The model was used with other components to build an oscillator and investigate its performance. The basic advantage of the proposed model lies in its immanent simplicity and flexibility as to be implemented in modern simulators, adopting Spice programming (such as Berkeley Spice, Pspice).

References

- [1] T. Akeyoshi, H. Matsuzaki, T. Itoh, T. Waho, J. Osaka and M. Yamamoto, "Applications of Resonant-Tunneling Diodes to High-Speed Digital ICs", *Indium Phosphide and Related Materials*, vol. 11, (1999), pp. 405-410.
- [2] B. Ricco and M. Ya. Azbel, "Physics of Resonant Tunneling", the One-Dimensional Double Barrier Case: *Physical Review B*, (1983), vol. 22.
- [3] L. Esaki and R. Tsu, "Superlattices and Negative Differential Conductivity in Semiconductors", *IBM Journal of Res. Develop.*, vol. 14, (1970) January, pp. 61-65.
- [4] R. Tsu and L. Esaki, "Tunneling in a Finite Superlattice", *Appl. Phys. Lett.*, vol. 22, (1973) June, pp. 562-564.
- [5] L. L. Chang, L. Esaki and R. Tsu, "Resonant Tunneling in Semiconductor Double Barriers", *Appl. Phys. Lett.*, vol. 24, (1974) June, pp. 593-595.
- [6] S. A. Kamh and F. A. S. Soliman, "Applications Of Tunneling Diodes as Millimeter Cascades Oscillator Systems", *Solid State Electron*, vol. 48, (2013), no. 1, pp. 3-11.
- [7] L. Esaki, "New Phenomenon in Narrow Germanium P-N Junctions", *Physical Review*, vol. 109, no. 2, (1958), pp. 603-604.
- [8] E. Warde, S. Sakr, M. Tchernycheva and F. H. Julien, "Vertical Transport in GaN/AlGaIn Resonant Tunneling Diodes and Superlattices", *Journal of Electronic Materials*, vol. 41, (2012), pp. 965.
- [9] M. W. Dashiell, R. T. Troeger, S. L. Rommel, T. N. Adam, P. R. Berger, C. Guedj, J. Kolodzey, A. C. Seabaugh and R. Lake, "Current-Voltage Characteristics of High Current Density Silicon Esaki Diodes Grown by Molecular Beam Epitaxy and the Influence of Thermal Annealing", *IEEE Trans. Electron Devices*, vol. 47, (2000) September, pp. 1707-1714.
- [10] M. Razavy, "Quantum Theory of Tunneling", World Scientific Publishing Company, (2003).
- [11] M. A. Remnev, I. Yu. Kateev and V. F. Elesin, "Effect of Spacer Layers on Current-Voltage Characteristics of Resonant-Tunneling Diode", *Semiconductor*, vol. 44, (2010), pp. 1034.

- [12] U. Auer, W. Probst, M. Agthe, F. J. Tegude, R. Duschl and K. Eberl, "Low-Voltage MOBILE Logic Module Based on Si/SiGe Interband Tunneling Diodes", IEEE Electron Device Lett., vol. 22, (2001) May, pp. 215-217.
- [13] S. M. Sze, "Physics of Semiconductor Devices", John Wiley & Sons, New York, NY, USA, 2nd edition, (1981).
- [14] D. Neculoiu and T. Tebeanu, "SPICE Implementation Of Double Barrier Resonant Tunnel Diode Model", Proceedings of the International Semiconductor Conference (CAS '96), Bucharest, Romania, (1996) October, pp. 181-184.
- [15] M. Hermle, G. Létay, S. P. Philipps and A. W. Bett, Numerical Simulation of Tunnel Diodes for Multi-Junction Solar Cells", Progress in Photovoltaics: Research and Applications, vol. 16, (2008), pp. 409-418.
- [16] V. K. Narasimhan, N. Yastrebova, C. E. Valdivia, D. Masson, S. Fafard, A. Jaouad, R. Arès, V. Aimez, T. J. Hall and K. Hinzer, "Effect of Parameter Variations on the Current-Voltage Behaviour of AlGaAs Tunnel Junction Model", Proc. of IEEE, 1st Microsystems and Nanoelectronics Research Conference, (2008), pp. 165-168.

Authors



Messaadi Lotfi, he was born in Batna, Algeria in 1985. He received his Engineering degree and magister in electronics from University of Batna, Algeria in 2007 and 2009 respectively. Currently, he is a PhD student. His interests include modeling and simulation of electronic and power electronic components.



DIBI Zohir, he is a Professor in the department of electrical and electronic Engineering and vice-rector for pedagogical activities of Batna university. He received his B.S. degree in Electronics engineering from the university of Setif, Algeria in 1994, he received his MEng and PhD degrees from the Constantine university in 1998 and 2002, respectively. In 2009 he received his professor degree. From 2003 to 2009 he was Head of Electronics department, His research interests include neuronal networks, sensors, and smart sensors, modeling of electronic devices.