Design FFT Processor Based on FPGA

Yan Dai

Department of Information Engineering College of TangShan Tangshan ,Hebei, China daiyan0620@foxmail.com

Abstract

In this paper, the design of decimation in time Radix-2 FFT processor is presented, which is integrated in FPGA chip, regarding FPGA as design carrier. New butterfly-shaped operation method is proposed based on the traditional FFT algorithm and the analysis of hardware unit, which can reduce multiplication. And it adopted the Look-up table method .The results of hardware test of FFT processor shows that the processor works well and has high speed, and the design was realized by using FPGA.

Keywords: FFT; FPGA; Radix-2 butterfly algorithm

1. Introduction

In real life, the combination of advanced signal processing algorithms and hardware is used by all fields [1-3]. A fast algorithm of DFT was published by Cooley and Tukey in 1965, which reduced amount of calculation of DFT. As a basic operation of digital signal processing, there are different requirement of FFT processor in different areas. The traditional method of FFT processor design is DSP by software programming. Limit the performance of DSP itself; it is difficult to achieve high-speed, large-scale FFT operations. Researching high-speed and high-precision FFT processor becomes a point of digital processing.

Because of the advantages of flexible scheme, low power consumption, a lot of logical unit and pin this paper describes the architectural design of FFT processor which is implemented using field programmable gate arrays(FPGA).FPGA realization is very much useful, particularly in the developing countries, due to low investment required for the same compared to the prototyping cost of an ASIC. Among other benefits are the short design cycle and the scope of reprogramming ability for improvement in the design without any additional cost along with the facility of desktop testing [9].

2. FFT Algorithm

FFT algorithm can be divided into two categories. Firstly, points--N of FFT is equal to 2^{m} ,(m is any natural number); Secondly, N is not equal to 2^{m} . The second situation can be transformed into the first case, so we used FFT which belongs to the first category. FFT algorithm in the first category included the radix-2, radix-4 and so on. In theory, the radix number is larger, the number of operation is fewer, but the process will become complicated. The relatively widespread use of the algorithm is radix-2.

In radix-2 algorithm, $N = 2^{M}$. The discrete Fourier transform of N complex samples x(k), $k = 0, 1, \dots, N-1$ is defined as Equation (1):

$$X(k) = \sum_{n=0}^{n-1} x(n) W_N^{kn}$$
(1)

x(n) is divided into groups, n = 2r and n = 2r+1. The N point DFT of x(k) as depicted in Equation (1) may be rewritten as

ISSN: 2005-4297 IJCA Copyright © 2016 SERSC International Journal of Control and Automation Vol. 9, No. 11 (2016)

$$X(k) = \sum_{r=0}^{\frac{N}{2}-1} x(2r) W_N^{2rk} + \sum_{r=0}^{\frac{N}{2}-1} x(2r+1) W_N^{(2r+1)k}$$

$$= \sum_{r=0}^{\frac{N}{2}-1} x(2r) W_N^{2rk} + W_N^k \sum_{r=0}^{\frac{N}{2}-1} x(2r+1) W_N^{2rk}$$
(2)

Where $W_N^{2rk} = e^{-j\frac{2\pi}{N}2rk} = e^{-j\frac{2\pi}{N/2}rk} = W_{N/2}^{rk}$. The Equation (2) can be written as Equation(3):

$$X(k) = \sum_{r=0}^{\frac{N}{2}-1} x(2r) W_{\frac{N}{2}}^{rk} + W_{N}^{k} \sum_{r=0}^{\frac{N}{2}-1} x(2r+1) W_{N/2}^{rk}$$

$$= G(k) + W^{k} H(k)$$
(3)

Where $G(k) = \sum_{r=0}^{\frac{N}{2}-1} x(2r) W_{N/2}^{rk}$, $H(k) = \sum_{r=0}^{\frac{N}{2}-1} x(2r+1) W_{N/2}^{rk}$.

G(k) and H(k) are DFT of N/2. G(k) includes even sequence from original sequence. H(k) includes only the odd sequence from original sequence. In addition, their period is N/2. Because of $W_N^{N/2} = -1$, $W_N^{k+N/2} = -W_N^k$, we can get the Equation (4) and Equation(5):

$$X(k) = G(k) + W_N^k H(k), k = 0, 1, 2, \cdots, \frac{N}{2} - 1$$
(4)

$$X(k + \frac{N}{2}) = G(k) - W_N^k H(k), k = 0, 1, 2, \cdots, \frac{N}{2} - 1$$
(5)

From the above, DFT of N point sequence is calculated from two DFT of N/2 sequence. And so on, G(k) and H(k) can continue to be decomposed and they synthesize DFT of N sequence finally.

The FFT algorithm in which the input data samples are split into odd- and evennumbered ones, is called decimation in time.

3. The Designed of FFT based on FPGA

The operation of the processer is partitioned into three main processes. These are the Date input, FFT Computation and Data Output Processes. This partitioning is depicted in Figure 1.



Figure 1. FFT Computation Process

The processing cycle starts with the data input process, during which sampled data is read in and stored in memory. During the FFT computation process, the FFT is computed on the stored data. During the Output process results of the FFT computation process are read out to the outside world. These process are then mapped to hardware resources.

3.1. Butterfly Processing Module

The butterfly is the basic operator of the FFT. It computes a two point FFT. It takes two data words from memory and compute the FFT. The butterfly processing module computes one butterfly every four cycles. It consists of one multiplier and two adders. The RTL for it is shown in Figure 2.



Figure 2. RTL of Butterfly Processing Module

Because of 4 cycles required to calculate one butterfly, note that during data input and data output the butterfly is incremented by the clock while during FFT computation mode. Whenever "clear" or "stage done" signal goes high, the butterfly generator is reset. The simulation waveform of the butterfly generator is shown in Figure 3.

| | Name | 0 ps 20.0 ns 40.0 ns 60. 11.5 ns | 0 ns 80.0 ns 100.0 ns | 120.0 ns 140.0 ns 160 | .0 ns 1 |
|-------------|---|-------------------------------------|-----------------------|-----------------------|---------|
| ▶0 ▶1 ●2 ▶7 | add_clear add_incr 🛨 but_butterfly stagedone | | 0010 X 0011 X 0100 | X 0101 X 0110 X | 0111 |

Figure 3. Simulation Waveform of the Butterfly Generator

3.2. The Design of FFT Processor

The FFT processor architecture consists of a single radix-2 butterfly, a dual-port FIFO RAM, a coefficient ROM, a controller and an address generation unit.

The address generation unit mainly generated ROM, RAM access address which is used in the FFT processor.

The controller of FFT processor is the core of FFT processor. It enabled or disabled the work of FFT processor, memory modules, address generation and data distribution. The controller is modelled as a finite machine. It has been states ranging from rst1 and rst7. The actions performed in each state are clearly commented in the code. The signal to and from the controller are given in Figure 4.



Figure 4. Block Diagram of FFT Processor

3.3. Simulation and Results

Validation data is x=[4000,3000,2000, 6000,7000,8000,9000,0], The simulation waveform of FFT processor based FPGA is shown in Figure 5. The simulation results in matlab is shown in Figure 6.The comparison between them is shown in table 1.

| | O ps | 256.0 ns | 512.0 ns | 768.0 ns | 1.024 us | 1.28 us | 1.536 us |
|-------------|-------------------------------|---|---|---|--|---|---------------------|
| Name | 0 ps | | 67). | | | 1.2 | |
| main clock | ากกากกากกา | กกกกกณฑกกกกกกกกกกกกก | ทกลากลากแกกกกกกกามกกกกกก | เสียงการการที่สุดการการการการการการการการการการการการการก | บกกับบนแบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ | | ת ההתה ההתה ההתה הה |
| clock_main | | | | | | | |
| ≝in data_io | <u> </u> | 1011111110000000 | 000000000000000000000000000000000000000 | X | 0000000000000 | 000000000000000000000000000000000000000 | X' |
| n final_op | 20000000 | 000000000000000000000000000000000000000 | 000001110001001 | 000101101 | 01000000011 | 100010010001011010000 | X |
| main init | | | | | | | |
| main reset | | | | | | | |
| | beste hoe | 1 101 101 1 101 1 | of the d here here | test test de test | | For the ded of level 1 | or 1001 10 |
| | h eto | 1 075 | 2 121 | 0 007 | 2 642 | 2 800 | 2 155 |
| Name | 1.015 us | . 1.015 US | 2.151 us | 2. 301 45 | 2.045 us | 2.055 us | 3. 155 US |
| | | | | | | | |
| main clock | hormonoor | | | | | | |
| clock_main | | | | | | | |
| in data_10 | | 0011111110000000 | 000000000000000000000000000000000000000 | × × | 000000000000000000000000000000000000000 | | |
| mainjendi | W | 1100000100000 | 000000000000000000000000000000000000000 | www. | 001111100110 | 11101110100110000000 | |
| mainlinit | MA | 11000001000000 | | | | | ^ |
| maintreset | | | | | | | |

Figure 5. Simulation of FFT Processor Based On FPGA



Figure 6. Simulation of FFT Processor in MATLAB

| | Real | Imagin | Real | Imagin | Rea | Imagin | |
|-----|-------------|-------------|--------|----------|--------|----------|--|
| | theoretical | theoretical | part | ary part | l part | ary part | |
| | value | value | value | value | error | error | |
| Х | 0 | 0 | 0 | 0 | 0.0 | 0.000/ | |
| (0) | 0 | 0 | 0 | 0 | 0% | 0.00% | |
| X | 2769 | 1.061 | 3.7677 | - | 0.0 | 0.020/ | |
| (1) | 3.708 | -1.001 | 5 | 1.06065 | 1% | 0.03% | |
| Х | 0 | 0.5 | 0 | 0.5 | 0.0 | 0.000/ | |
| (2) | -0 | -0.5 | -0 | -0.5 | 0% | 0.00% | |
| Х | 0 2322 | 1.061 | 0.2322 | - | 0.0 | 0.03% | |
| (3) | 0.2322 | -1.001 | 5 | 1.06065 | 2% | 0.05% | |
| Х | 0.5 | 0 | 0.5 | 0 | 0.0 | 0.00% | |
| (4) | 0.5 | 0 | 0.5 | 0 | 0% | 0.00% | |
| Х | 0 2322 | 1.061 | 0.2322 | 1.0606 | 0.0 | 0.03% | |
| (5) | 0.2322 | 1.001 | 5 | 5 | 2% | 0.03% | |
| Х | 0 | 0.5 | 8 | 0.5 | 0.0 | 0.00% | |
| (6) | -0 | 0.5 | -0 | 0.5 | 0% | 0.00% | |
| Х | 2 769 | 1.061 | 3.7677 | 1.0606 | 0.0 | 0.020/ | |
| (7) | 3.708 | 1.001 | 5 | 5 | 1% | 0.05% | |

Table 1. The Comparison Between theoretical and calculated value

4. Conclusions

The design of FFT processor algorithm using FPGA is presented. The ASIC implementation would be faster in terms of the maximum operating clock frequency but the design with FPGA offers a more cost effective solution having short design cycle and the desktop development capability with the speed which is adequate for our specific application.[5] This paper introduced butterfly element, address generation unit and controller. Finally, it shows that the FFT processor operational results can meet requirements.

References

- [1] D. Liu, Z. Wang and G. Yu, "Design of high-accuracy frequency measuring instrument based on FPGA", Hebei Journal of Industrial Science and Technology, vol. 27, no. 1, (**2010**).
- [2] S.-I. Satake, Y. Hiroi, Y. Suzuki, N. Masuda and T. Ito, "Specical-purpose computer for twodimensional FFT", Computer Physics Communications, vol. 179, no.6, (2008).
- [3] A. Banerjee, A. Sundar Dhar and S. Banerjee, "FPGA realization of a Cordic based FFT processor for biomedical signal processing", Microprocessors and Microsystem, vol. 25, no. 1, (2001).
- [4] O. Nibouche, S. Boussakta and M. Darnell, "Algotithms and pipeline architectures for 2-D FFT and FFT-like trasforms", Digital Signal Processing, vol.20, no.4, (**2010**).
- [5] Y. Zhou, J.M. Noras and S. Shepherd, "Novel design of multiplier-less FFT processor", Signal Processing, vol.87, no.6, (2007).
- [6] Y.E. Cabal, T.D. Carozzi and T.J. Romero, "FPGA-based system for frequency detection of the main periodic component in time series information", Digital Signal Processing, vol.18, no.6, (2008).
- [7] G. Zhang, Y. Lu and X. Fu, "Design of 1024-point FFT Processor based on FPGA", Microcomputer Inforamtion, vol.28, no.8, (**2012**).
- [8] A. J. Acosta, E. J. Peralias, A. Rueda and J.L. Huertas, "VHDL behavioural modeling of pipeline analog to digital converters", Measurement, vol.31, no.2, (2000).
- [9] Z. Szadkowsk, "16-point discrete Fourier transform based on the radix-2 FFT algorithm implemented into cyclone FPGA as the UHECR trigger for horizontal air showers in the Pierre Auger Observatory", Nuclear Instruments and Methods in Physics Research A, vol.560, no.2, (2006).