

Charge Pump Circuit Design for a Low Input Voltage

Sung-Dae Yeo¹, Young-Jin Jang¹, Kyoung-Kun Lee², Seong-Jong Kim³ and Seong-Kweon Kim^{1*}

¹Seoul National University of Science & Technology, Seoul, Korea

²Intelligence and Robot Research Team, ETRI

³Mokpo National Maritime University, Korea

ysd1009@seoultech.ac.kr, jjy0129@seoultech.ac.kr, leek@etri.re.kr,

ksj@mmu.ac.kr, kim12632@seoultech.ac.kr

*Corresponding Author: kim12632@seoultech.ac.kr

Abstract

In this paper, it is a proposal for a charge pump circuit design techniques for boosting the low voltage obtained from energy harvest techniques such as thermoelectric elements. In order to boost the low voltage, it did attempt to minimize the impact of high on-resistance and Clock-Feedthrough. CMOS switch was used, and was controlled not to occur the overlap during operation of the circuit. Charge pump circuit was designed for 4-stage as the condition for boosting low voltage. The simulation result shows, $C_n=0.4pF$, $C_{n+1}=0.3pF$, $C_{n+2}=0.2pF$, $C_{n+3}=0.1pF$ and when load Capacitor was designed by $10pF$, $0.3V$ input voltage became $1.4V$ about five times by boosting.

Keywords: Charge Pump, Energy Harvest, CMOS switch, Clock-Feedthrough, On-resistance

1. Introduction

Due to excessive energy consumption and global warming, energy harvest technology to make use of energy resources efficiently has attracts attentions recently. In particular, energy harvest technology is rapidly growing in the whole industrial and academic world through higher interest, intensive research and development.




Figure 1. Energy harvest module market forecast by annual value and application [1]

Figure 1 Energy harvest module market forecast by annual value and application. It shows building, industry, transportation and others are growing rapidly. In recent years, the higher energy research is being proceeding, because of electrical energy by energy harvest technology. Utilization of low voltage DC-DC converter is essential in the energy harvest technology. There are several types of DC-DC converter, but boost converter is usually used for raising voltage level. BOOST converter is generally occurs the problem of larger circuit size, because the inductor is used in it. Therefore, in this paper, it is proposed the charge pump circuit for low input voltage to reduce the circuit size and, to induce the use of energy harvest.

2. Problems and Solutions of Charge Pump Circuit Operation for Low Voltage Input

Charge pump circuit is used to boost the DC Voltage for use as power supply of separate application for voltage of 0.3V obtained from energy harvest technique. In case of boosting low voltage, the problem of circuit performance degradation happens due to the influence by the overlap timing of the switch, Clock-Feedthrough and the high on-resistance.

2.1. Concept and Solution for Overlap by Switch Timing

Charge pump circuit is boosting voltage by performing switch ON/OFF operation. If switches simultaneously turned ON during other operations, circuit switch timing overlap occurs and the performance degradation will be happened.

Figure 2 shows the operation timing of the designed charge pump circuit.




Figure 2. Operation flowchart of charge pump circuit

Designed charge pump circuit has five kinds of the operation are motion. SW1 and SW3 are simultaneously turned ON at the first action. SW2, SW4 and SW6 are simultaneously turned ON at the second action. SW5, SW7 and SW9 are simultaneously turned ON at the third action. SW8, SW10 and SW12 are simultaneously turned ON at the Fourth action. SW11 is turned ON at the operation lastly. Circuit should have been design the not to overlap mutually during each switch operates.

2.2. Concept and Solution of Clock-Feedthrough

Clock-Feedthrough shows performance degradation of charge pump circuit, when electric charge stored V_{in} in capacitor leaks to a parasitic capacitor during the OFF operation of switch MOSFET [6].

Figure3 is a diagram showing a parasitic capacitor of the charge pump circuit.




Figure 3. Charge pump circuit's parasitic capacitor

The capacitor and a parasitic capacitor become to connect in parallel in the case of switch MOSFET OFF operation, after a parasitic capacitor in switch MOSFET. There are happens. At this time, in capacitor ($C_n, C_{n+1}, C_{n+2}, C_{n+3}$) storing V_{in} switch MOSFET, the electric charge move to parasitic capacitor.

Figure 4 is a diagram illustrating the operation of the Clock-Feedthrough and modifications circuit by parasitic capacitor the switch MOSFET.




Figure 4. Clock-Feedthrough and operation circuit deformation by parasitic capacitor of switch MOSFET

Electric charge is constant, the parasitic capacitor by OFF operation of switch MOSFET and capacitor ($C_n, C_{n+1}, C_{n+2}, C_{n+3}$) are connected in parallel each other, the performance of charge pump circuit is reduced. Investigated the CMOS switch connection in the way to minimize this Clock-Feedthrough effect.

Figure 5 shows the connection of the CMOS switch.




Figure 5. Connection with CMOS Switch

Figure 6 shows the Clock-Feedthrough reduction operation of the CMOS switch.




Figure 6. Clock-Feedthrough reduction operation of CMOS Switch

To take advantage of CMOS switch P-MOSFET and N-MOSFET were connected in parallel. The parasitic capacitor generated in OFF operation of the N-MOSFET and the parasitic capacitor of P-MOSFET cancel out the effect. As a result, the effect of the parasitic capacitor by OFF operation of switch MOSFET is ignored. And the influence of Clock-Feedthrough could be minimized.

Figure 7 shows the simulation results of the V_{OUT} in the N-MOSFET switch and CMOS switch at 1-stage of charge pump circuit.




Figure 7. V_{OUT} simulation results from the 4-stage charge pump circuit when the N-MOSFET Switch and CMOS Switch used.

Parasitic capacitor is proportional to the area and inversely proportional to the distance. Therefore, in order to eliminate the parasitic capacitor of the switch MOSFET, it is necessary to design a value which can be adjusted the width of the P-MOSFET, thereby it can cancel out the parasitic capacitor of the switch MOSFET.

2.3. The Concept and Solution of High On-resistance

If a single MOSFET switch designed, transfer characteristic of logic high is lowered due to high on-resistance when it is N-MOSFET. In case of P-MOSFET, the transfer characteristic of the logic Low decreases due to high on-resistance.

Figure 8 shows the reduction of the transmission characteristics due to high on-resistance.




Figure 8. Reduction of the transmission characteristics due to high on-resistance

Figure 9 shows the graph of the MOSFET on-resistance.




Figure 9. Graph of the MOSFET on-resistance [10]

The use of the CMOS switch was regarded in order to solve the deterioration of transmission characteristics by high on-resistance.

3. Proposed Charge Pump Circuit Design

Figure 10 shows the structure of the thermoelectric element for voltage acquisition. Voltage obtained from the thermoelectric element is a 0.3 V.



Figure 10. Structure of the thermoelectric element for voltage acquisition

In this paper, it is designed to 4-stage for boosting the low input voltage. Designed charge pump circuit has three of CMOS switch at each stage. And DC voltage of 0.3V is supplied for modeling voltage from obtained by energy harvest.

Figure 11 shows the charge pump circuit designed in this paper.




Figure 11. The Charge Pump Circuit Design

Do modeling 0.3V of the input voltage obtained by energy harvest. In order to boost the input voltage, it is designed that C_n of 0.4pF, C_{n+1} of 0.3pF, C_{n+2} of 0.2pF, C_{n+3} of 0.1p and load capacitor of 10pF. Designed circuit is not to make overlap in switch ON/OFF timing to solve the problem of performance degradation. In addition, should connect a CMOS Switch for solving the high on-resistance problem and Clock-Feedthrough.

Figure 12 is shows switch signals for non-overlap operation.




Figure 12. Switch signals for non overlap operation

Figure 13 shows the simulation result of the charge pump circuit.




Figure 13. Simulation results of charge pump circuit

It is confirmed that the input signal of 0.3V has been raised to 1.4V in this result of the simulation.

Figure14 shows the layout that contains the capacitor in chip. Effective size is 0.32mm * 0.07mm.




Figure 14. Layout that contains the Capacitor in chip (0.32mm * 0.07mm)

4. Conclusion

In this paper, it is designed the CMOS charge pump circuit for energy harvest. In order to boost low voltage to the stable supply voltage, it is designed that C_n of 0.4pF, C_{n+1} of 0.3pF, C_{n+2} of 0.2pF, C_{n+3} of 0.1pF and load capacitor of 10pF. Then, in order to minimize the impact of the high on-resistance and Clock-Feedthrough, we used a CMOS switch. The pulse width of switch was designed to be a non-overlap. In simulation result, It is confirmed that the 0.3V of input signal has been boosted to 1.4V. This study for charge pump circuit design boosting the low-voltage is expected to be a useful design guidelines.

Acknowledgements

This article is a revised and expanded version of a paper entitled Design of Charge Pump Circuit for Energy Harvest presented at International Symposium on Advanced and Applied Convergence held on November 14-16, 2013 at Seoul, Korea.

References

- [1] Energy harvest market growing at 50% annual rate, "Connecting the Global Electronics Community", (2012).
- [2] J. Y. Park, "Comparative Analysis of Charge Pump and the design and fabrication of high-efficiency Charge Pump of low-voltage", Journal, Korea, (2007) December.
- [3] F. Pan and T. Samaddar, "Charge Pump circuit Design", McGraw-Hill ELECTRONIC ENGINEERING, (2006).
- [4] H. Wakaumi, "A Three-Stage CMOS OP Amplifier with a Dynamic Switching Bias Circuit", International Conference on Control, Jeju Island, Korea, (2012), October 17-21.
- [5] J. -Y. Kim and C. -W. Kim, "A 0.13-um CMOS RF Tx/Rx Switch for Wideband Applications", JOURNAL OF THE KOREAN INSTITUTE OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, (2008) September.
- [6] W. Xu and E. G. Friedman, "Clock Feedthrough in CMOS Analog Transmission Gate Switches", Analog Integrated Circuits and Signal Processing, vol. 44, (2005).
- [7] J. -H. Kim, Y. -H. Jun and B. -S. Kong, "High-Efficiency Charge Pump for CMOs Image Sensor", The Institute of electronics engineers of Korea, (2008) May.
- [8] Y. -J. Kwon, H. -Y. Kim, S. -J. Seo and H. -Y. Choi, "Design of Charge Pumping Circuit for LCD Driver IC", The Institute of electronics engineers of Korea, (2008).
- [9] J. -S. Lee, M. -S. Keel, S. -I. Lim and S. Kim, "Charge Pump with perfect current matching characteristics in phase-locked loops", ELECTRONICS LETTERS 9th, (2000) November.

- [10] Z. Hunan, "Effect on Resistance and Airflow Distribution of Lateral Moving-electrode Type Electric Field", International Conference on Computer Distributed Control and Intelligent Enviromental Monitoring, (2012).
- [11] S. -M. Wu, C. -L. Wu and C. -H. Chang, "A New CMOS DC-DC Converter with Adaptive Mode-Switching Mechanism", The Institute of electronics engineers of Korea, (2007).
- [12] B. -H. Min, S. -B. Hyun and H. -K. Yu, "Low Voltage CMOS LC VCO with Switched Self-Biasing", ETRI, Journal, (2009) December.
- [13] J. -S. Shin, I. -Y. Chung, Y. -J. Park and H. -S. Min, "A New Charge Pump Without Degradation in Threshold Voltage Due to Body Effect", IEEE, JOURNAL OF SOLID-STATE CIRCUITS, (2000) August.
- [14] S. Knoth, "Element of their unnecessary - can handle a charge pump voltage", Design & Development, (2012) September.
- [15] J. Pamklang, S. Muenpan, K. Kumwatchara and S. Channarong, "CMOS Switch-Current Square Base on Switch Current", KACC, Program Committee, (2000).
- [16] K. Gwak, S. -G. Lee and S. -T. Ryu, "Improved Charge Pump with Reduced Reverse Current", Journal of Semiconductor Technology and Science, vol. 12, no. 3, (2012).
- [17] J. Zhou, M. Huang, Y. Zhang, H. Zhang and T. Yoshihara, "A Novel Charge Sharing Charge Pump for Energy Harvesting Application", International Soc Design Conference, (2011) November.
- [18] S. -D. Yeo, Y. -J. Jang and S. -K. Kim, "Design of Charge Pump Circuit for Energy Harvest", Proceeding of the 10th International Symposium on Advanced and Applied Convergence, Seoul, Korea, (2013) November 14-16.

Authors



Sung-Dae Yeore received B.S. degree in Electronic Engineering from Mokpo National Maritime University, Mokpo, South Korea in 2011. He received M.S. degree in Electronic Engineering from Seoul National University of Science and Technology, Seoul, South Korea in 2013. Since 2013, he has been Electronic Engineering Ph.D. course in same University. His research interest includes IC Design, Mixed Circuit Design, Low-Power Circuit Design.



Young-Jin Jang received B.S. degree in Electronic Engineering from NamSeoul University, Korea in 2012. Since 2013, he has been Electronic Engineering M.S. course in Seoul National University of Science and Technology, Korea. His research interest includes DC-DC Converter, Boost Circuit.



Kyoung-Kun Lee received the M.S degree from the School of Information and Communication Engineering, SungKyunKwan University in Seoul, Korea. He is working to Robot Research Team in ETRI. His research interests include embedded computing system, performance evaluation of intelligence robot.



Seong-Jong Kim received the B.E, M.E and Ph. D degree from Korea Maritime University, Korea. He received the Ph. D degree from Nagoya University, Japan. He is currently a professor in the division of marine engineering at Mokpo maritime university.



Seong-Kweon Kim received Ph.D. in Electronic Engineering from Electronic Engineering Department, TOHOKU University, Japan in 2002. Until 2004, He had been Assistant Professor & Research Fellow in same University. From 2004 to 2009 he worked as Assistant Professor in National Maritime University. Since 2009, he has been Professor in Seoul National University of Science and Technology, South Korea. His research interest includes Wireless Communication IC Design, Analog Circuit Design.

