

High Power Full-Bridge DC-DC Converter using a Center-Tapped Transformer and a Full-Wave Type Rectifier

Min-Gi Kim, Geun-Yong Park, Doo-Hee Yoo and Gang-Youl Jeong

*Department of Electronic Information Engineering, Soonchunhyang University
22 Soonchunhyang-Ro, Shinchang-Myun, Asan-Si, Choongnam, South Korea*

gangyoul@sch.ac.kr

Abstract

This paper proposes a high power full-bridge DC-DC converter, using a center-tapped transformer and a full-wave type rectifier. The proposed converter realizes unipolar primary voltage switching, using the unipolar pulse-width modulation (PWM) technique. Also, the proposed converter reduces the freewheeling conduction loss, using the unipolar PWM technique and a resonant circuit, composed of a clamp capacitor and resonant inductor in the primary, and thus achieves high efficiency. However, because the proposed converter uses only a full-bridge circuit, center-tapped transformer, and full-wave type rectifier, the structure of the proposed converter is simple. In this paper, the operational principle of the proposed converter is described in detail, and a design example of a proposed converter prototype is shown. Finally, experimental results of the prototype are shown, to verify the feasibility of the proposed converter.

Keywords: Full-bridge DC-DC converter, Center-tapped transformer, Full-wave type rectifier, unipolar PWM technique, Resonant circuit

1. Introduction

Recently, according to the increase of power capacity of electric/electronic devices, many high power DC-DC power converters have been proposed [1-15]. Among these power converters, conventional ZVS (Zero Voltage Switching) unipolar PWM full-bridge converters are a popular topology for medium/high power applications, offering desirable features, such as ZVS operation, and high efficiency.

However, the conventional ZVS full-bridge DC-DC converter has a serious disadvantage: that of the narrow ZVS range of the lagging leg. During the lagging leg transition under light load operation, the primary current decreases, and finally changes its polarity; but the energy available for charging or discharging the switch output capacitor is insufficient, which unfortunately results in hard switching conditions. However, because this also increases the circulating current under normal load, it results in increase of the total conduction loss of the converter and the voltage/current stress of each switch.

Therefore, many research results have been proposed, to extend the ZVS range down to a light load [3-6]. But there are some disadvantages: in [3] and [4], the effective duty ratio should be reduced, and in [5] and [6], excessive conduction losses occur, due to an increased auxiliary resonant current. Also, it causes problems, such as the thermal problem and increased cost. Because of these problems, ZVS full-bridge DC-DC converters were proposed that use two transformers. But, this proposal cannot solve the bulky system problem. Half-

bridge DC-DC converters with other methods [7-11] are proposed, but their output power was not large.

In this paper, a high power DC-DC converter using a center-tapped transformer and full-wave type rectifier is presented. A clamp capacitor and resonant inductance are used as a resonant circuit for the soft-switching of the converter primary, with the unipolar PWM technique. The proposed converter reduces freewheeling conduction loss with the unipolar PWM technique, and a simple resonant circuit, composed of a clamp capacitor and resonant inductor. The proposed converter utilizes the unipolar PWM technique like the conventional full-bridge DC-DC converter, so its modification from the conventional converter circuit is easy. Thus, the proposed converter achieves high efficiency. Also, because the proposed converter is composed of only a full-bridge circuit, center-tapped transformer, and full-wave type rectifier, the structure of the proposed converter becomes simple. In this paper, the operational principle is explained in detail, and a design example of a prototype of the proposed converter is shown. Experimental results based on the prototype are shown, to confirm the validity of the proposed converter.

2. Operational Principles




Figure 1. A circuit diagram of the proposed converter

Figure 1 shows a circuit diagram of the proposed full-bridge DC-DC converter. The proposed converter is composed of the primary, the center-tapped transformer, and the secondary. The primary part of the proposed converter is composed of a DC input source V_{in} , the main switches $S_1 \sim S_4$ of the full-bridge circuit, a clamp capacitor C_c , and a resonant inductor L_r . The secondary part of the proposed converter is composed of a full-wave type rectifier D_{r1} and D_{r2} , output filter capacitor C_o , and load R . The configuration of the proposed converter is basically similar to that of the conventional full bridge DC-DC converter, except for the center-tapped transformer, and resonant circuit, composed of a clamp capacitor and resonant inductor.

Figure 2 shows the key part waveforms of the proposed converter in steady state. The proposed converter operates based on the gate-source voltages $V_{GS1} \sim V_{GS4}$ of the main switches. The converter operation can be divided into six modes or three categories: ‘power delivery interval’, ‘freewheeling interval’, and ‘commutation interval’.





Figure 2. The key part waveforms of the proposed converter in steady state


Figure 3 shows the equivalent circuits of each mode of the proposed converter, where the bold lines denote paths that conduct currents, and the dotted lines denote paths that do not conduct current.

To illustrate the steady state operation, the following appropriate items are assumed:


- 1) The power switches $S_1 \sim S_4$ are ideal, except for their anti-parallel diodes and parasitic capacitors.
- 2) The magnetizing inductance L_m is of very large value, and N_p and N_s ($N_s = N_{s1} = N_{s2}$) are the primary and the secondary turn numbers of the transformer, respectively.
- 3) The output voltage V_o is constant.




(a) Mode 1



(b) Mode 2



(c) Mode 3



(d) Mode 4




Figure 3. The equivalent circuits of each mode of the proposed converter

Mode 1 ($t_0 \sim t_1$): In this mode, the power is delivered from the primary to the secondary. This is the power delivery interval. The secondary diodes D_{r1} and D_{r2} are turned on and off, respectively. At this time, the primary current i_p increases almost linearly, as follows:

$$i_p = \frac{V_{in} - \frac{N_p V_o}{N_{s1}} - v_{Cc}}{L_r} (t - t_0) + i_p(t_0) \quad (1)$$

Then, the resonant inductor voltage v_{Lr} and the clamp capacitor voltage v_{Cc} are expressed, respectively, as follows:

$$v_{Lr} = L_r \frac{di_p}{dt} \quad (2)$$

$$v_{Cc} = \frac{1}{C_c} \int i_p dt \quad (3)$$

The slope of the primary current i_p is changed more rapidly by the clamp capacitor voltage v_{Cc} , compared with the conventional full-bridge DC-DC converter.

Mode 2 ($t_1 \sim t_2$): Mode 2 begins when the switch S_2 is turned off at time $t = t_1$. This mode is the freewheeling interval. The primary current i_p charges and discharges the parasitic

capacitors C_{S2} and C_{S4} of the switches S_2 and S_4 , respectively. At this time, the primary current i_p can be expressed as follows:

$$i_p = -\frac{\frac{N_p \cdot V_o + v_{CC}}{N_{S1}}}{L_r} (t - t_1) + i_p(t_1) \quad (4)$$

The anti-parallel diode D_{S4} of switch S_4 conducts, and thus the ZVS of S_4 is achieved.

Mode 3 ($t_2 \sim t_3$): Mode 3 begins when the switch S_1 is turned off at time $t = t_2$. During mode 3, the direction of primary current i_p is changed, which is different from modes 1 and 2. The primary current i_p is expressed by the following equation:

$$i_p = -\frac{V_{in} + v_{CC}}{L_r} (t - t_2) + i_p(t_2) \quad (5)$$

At time $t = t_3$, the commutation between secondary diode D_{r1} and D_{r2} is completed, and this mode ends.

Since from mode 4, the mode operations are symmetric in the current conducting paths and components, as shown in Figures 2 and 3, the explanation of the next three modes, modes 4~6, can conveniently be omitted.

3. Design Examples

In order to verify the performance of the proposed converter, a prototype of the proposed converter is designed and implemented, based on the following Table 1:

Table 1. Design specifications of the prototype converter

| Item | Symbol | Value |
|----------------------|-------------|--------|
| Input DC voltage | V_{in} | 380V |
| Output DC voltage | V_o | 24V |
| Max output power | $P_{o,max}$ | 960W |
| Switching frequency | f | 100kHz |
| Effective duty ratio | D_e | 0.5 |

Based on the structure and operation of the proposed converter, the main center-tapped transformer turn ratio $N (=N_s/N_p)$ is calculated by the following equation:

$$V_o = D_e \cdot N \cdot V_{in} \quad (6)$$

where, D_e is the effective duty ratio of the converter primary voltage applied to the bridge points A-B. Thus, based on the design specifications of Table 1, the turn ratio is set as $N \approx 0.13$.

At modes 1 and 3, the clamp capacitance C_c is calculated by its maximum voltage $V_{CC,max}$ at mode 3, and the maximum voltage $V_{CC,max}$ is calculated by the ripple voltage of the clamp capacitor from equation (3), as follows:

$$V_{CC,max} = \frac{1}{2} \Delta v_{CC} = \frac{1}{2} \cdot \frac{N I_o}{2} \cdot \frac{1}{C_c} \cdot \frac{T}{2} = \frac{N I_o T}{8 C_c} \quad (7)$$

where, I_o is the load current at maximum output power $P_{o,max}$. From equation (7), the clamp capacitance C_c is given by the following equation:

$$C_c = \frac{N I_o T}{8 V_{CC,max}} \quad (8)$$

In order that the slope of the primary current i_p becomes positive, the following relation should be satisfied:

$$V_{in} - \frac{V_o}{N} > v_{CC} \approx V_{CC,max} \quad (9)$$

Therefore, the clamp capacitance C_c can be calculated using equations (8) and (9), as follows:

$$C_c > \frac{N I_o T}{8 V_{CC,max}} \approx 0.325 \mu F \quad (10)$$

From equation (9), the maximum value $V_{CC,max}$ of the clamp capacitor voltage should be less than $V_{in} - \frac{V_o}{N}$. Here, the design margin of the maximum value $V_{CC,max}$ is considered, which is set to about 10% of the voltage $V_{in} - \frac{V_o}{N}$. Therefore, the clamp capacitance C_c was selected as an approximated value of $C_c = 0.33 \mu F$. Thus, by equation (7), the maximum clamp capacitor voltage $V_{CC,max}$ is modified to $V_{CC,max} \approx 20V$.

In order to achieve the ZVS of the primary full-bridge circuit, normally the lagging-leg switches S_2 and S_4 must operate as the ZVS at the turn-off condition. This means that the following relation should be satisfied:

$$\frac{1}{2} L_r I_{p,pk}^2 > 2 \cdot \frac{2}{3} C_S V_{in}^2 \quad (11)$$

where, the left side $(1/2)L_r I_{p,pk}^2$ is the energy stored in L_r at mode 1, and the right side $2 \cdot (2/3)C_S V_{in}^2$ is the double margin value of the energy coming out from the resonant inductor L_r , which the parasitic capacitors of the lagging-leg switches S_2 and S_4 should charge or discharge. So the peak value $I_{p,pk}$ of the primary current i_p can be approximately calculated by the following equation:

$$I_{p,pk} \approx \frac{V_{in} - \frac{V_o}{N} - v_{cc}}{L_r} D_e T_s \quad (12)$$

where, $D_e T_s$ is the effective on-duty time, which can be approximated as the time of mode 1. Therefore, the resonant inductance L_r can be calculated using equations (11) and (12), as follows:

$$L_r < \frac{((V_{in} - \frac{V_o}{N} - v_{cc}) D_e T_s)^2}{\frac{2}{3} C_s V_{in}^2} \approx 887 \mu\text{H} \quad (13)$$

where, the parasitic capacitance C_s of the MOSFET switches is selected as $C_s = 2200 \text{pF}$, according to the specification of the MOSFET used, FQA24N50. Thus, the resonant inductance L_r is selected as $L_r = 100 \mu\text{H}$.

4. Experimental Results

To verify the effectiveness of the proposed converter, a prototype of the proposed converter is implemented, with the specifications of Table 1 in Section 3.

Figure 4 shows the experimental waveforms of the gate-source driving voltages of the upper MOSFET switches S_1 and S_2 , and the bridge voltage V_{AB} of the primary full-bridge MOSFET circuit. From this, it can be known that the control and driving circuit operations of the proposed converter are good, and the full-bridge circuit is well operated by the operations of the control and driving circuits.

Figure 5 shows the experimental waveforms of the primary voltages and currents of the primary full-bridge circuit, which let us know that the full-bridge circuit is well designed and operated, because the experimental waveforms coincide with the theoretical waveforms of Figure 2.

Figure 6 shows the experimental waveforms of the secondary output voltage, and current of the proposed converter. This shows that the proposed converter operates well and stably, as a high power DC-DC converter.




Figure 4. Experimental waveforms of the gate-source driving voltages of the upper switches, and the bridge voltage of the primary full-bridge circuit




Figure 5. Experimental waveforms of the primary voltages, and current of the full-bridge circuit




Figure 6. Experimental waveforms of the secondary output voltage, and current of the proposed converter

5. Conclusion

In this paper, a high power DC-DC converter is proposed, using a center-tapped transformer and full-wave type rectifier. A simple resonant circuit, composed of a clamp capacitor and resonant inductor, is used for soft-switching of the converter primary, with the unipolar PWM technique. The proposed converter reduces freewheeling conduction loss, using the unipolar PWM technique, and a simple resonant circuit. Thus, the proposed converter achieves high efficiency. However, the proposed converter utilizes the unipolar PWM technique, like the conventional full-bridge DC-DC converter. Because the proposed converter is composed of a full-bridge circuit, center-tapped transformer, and full-wave type rectifier, the structure of the proposed converter is simple. In this paper, the operational principle is explained in detail, according to each operation mode; and a design example of a prototype of the proposed converter is shown. Experimental results based on the implemented

prototype are shown, to confirm the validity of the proposed converter. The proposed converter shows good performance as a high power DC-DC converter.

Acknowledgements

This work was supported by the Soonchunhyang University Research Fund.

References

- [1] J. G. Cho, J. W. Baek, C. Y. Jeong, D. W. Yoo and K. Y. Joe, IEEE Trans on Power Electronics, vol. 2, no. 250, (2000).
- [2] G. B. Koo, G. W. Moon and M. J. Youn, IEEE Trans on Power Electronics, vol. 2, no. 411, (2004).
- [3] W. Chen, F. C. Lee, M. M. Jovanovic and J. A. Sabate, "A Comparative Study of a Class of Full Bridge Zero-Voltage-Switched PWM Converters", in Proc. IEEE PEDES, (1996), pp. 20-26.
- [4] R. Redl, N. O. Sokal and L. Balogh, "A Novel Soft-Switching Full-Bridge DC/DC Converter: Analysis, Design Considerations, and Experimental Results at 1.5kW, 100kHz", IEEE Annual Conf. PESC '90, (1990), pp. 162.
- [5] R. Ayyanar and N. Mohan, IEEE Trans on Power Electronics, vol. 2, no. 184, (2001).
- [6] P. K. Jain, W. Kang, H. Soin and Y. Hi, IEEE Trans on Power Elec, vol. 5, no. 649, (2002).
- [7] G. B. Koo, G. W. Moon and M. J. Youn, IEEE Trans on Industrial Electronics, vol. 1, no. 228, (2005).
- [8] S. -Y. Lin and C. -L. Chen, IEEE Trans on Industrial Electronics, vol. 2, no. 358, (1998).
- [9] W. Li, Y. Shen, Y. Deng and X. He, "A ZVZCS Full-Bridge DC/DC Converter with a Passive Auxiliary Circuit in the Primary Side", in Proc. IEEE PESC, (2006), pp. 1-6.
- [10] X. Huang, X. Wang, T. Nergaard, J. Lai, X. Xu and L. Zhu, IEEE Trans on Power Electronics, vol. 5, no. 1341, (2004).
- [11] G. Y. Jeong, D. H. Yoo and M. G. Kim, Journal of KIIT, vol. 11, no. 5, (2013).
- [12] C. W. Lee, S. J. Lee, M. C. Kim, Y. S. Kyung and K. H. Eom, IJAST, vol. 36, (2011), pp. 15.
- [13] S. Banerjee, M. Mukherjee and J. P. Banerjee, IJAST, SERSC, vol. 16, (2010), pp. 11.
- [14] K. Somsai, N. Voraphonpiput and T. Kulworawanichpong, SERSC, IJCA, vol. 2, (2013), pp. 65.
- [15] M. Ali, S. Khan, M. Waleed and Islamuddin, SERSC IJAST, vol. 48, no. 139 (2012).

Authors



Min-Gi Kim

Min-Gi Kim received his B.S. degree in Electronic Information Engineering in 2013 from Soonchunhyang University, Korea, where he is currently working toward the M.S. degree. His research interests include DC-DC power converter, AC-DC high frequency inverter, and power conversion for the renewable energy.



Geun-Yong Park

Geun-Yong Park received his B.S. degree in Electronic Information Engineering in 2013 from Soonchunhyang University, Korea, where he is currently working toward the M.S. degree. His research interests include DC-DC power converter, AC-DC high frequency inverter, and power conversion for the renewable energy.



Doo-HeeYoo

Doo-HeeYooreceived his B.S. and M.S. degrees in Electronic Information Engineering from Soonchunhyang University, Korea, in 2007 and2009, respectively, where he is currently working toward the Ph.D. degree. His research interests include DC-DC power converter, AC-DC high frequency inverter, and power conversion for the renewable energy.



Gang-YoulJeong

Gang-YoulJeong received his B.S. degree in Electrical Engineering from Yeungnam University, Korea, in 1997, and his M.S. and Ph.D. degrees in Electronic and Electrical Engineering from POSTECH (Pohang University of Science and Technology), Korea, in 1999 and 2002, respectively. He has been an associate professor in Department of Electronic Information Engineering, SoonchunhyangUniversity, Korea. His research interests include DC-DC power converter, AC-DC high frequency inverter, and power conversion for the renewable energy.

