

## A 1.1 V 81.8 dB Delta-Sigma ADC

Won-Tak Choi and Gil-Cho Ahn

*Dept. of Electronic Engineering, Sogang University  
35 Baekbeom-ro, Mapo-Gu, Seoul 121-742, Korea*

*{dreamcwt, gcahn}@sogang.ac.kr*

### **Abstract**

*A 1.1 V 81.8 dB delta-sigma analog-to-digital converter (ADC) is presented. The split time integration technique for implementing multi-bit digital-to-analog converter (DAC) without using DEM has been developed and used. In order to reduce power consumption and area, a successive approximation register (SAR) ADC is employed to function as both multi-bit quantizer and summing adder without using an additional amplifier. The proposed delta-sigma modulator operates at a 640 kHz clock rate and dissipates 850  $\mu$ W with a 1.1 V supply. It achieves 81.8 dB dynamic range (DR), 76.8 dB signal-to-noise and distortion ratio (SNDR) over a 5 kHz signal bandwidth. The core area is 235  $\mu$ m<sup>2</sup> in a 45-nm CMOS technology.*

**Keywords:** *delta-sigma ADC, feed-forward, successive approximation register ADC*

### **1. Introduction**

Today's mobile devices are equipped with a lot of embedded sensors, such as a temperature sensor, altimeter, barometer, accelerometer, gyroscope, microphone, and camera which are enabling new features of the devices. In these embedded sensor modules, analog-to-digital converter (ADC) is one of the most important building blocks of the analog front-end (AFE) circuitry. Since the complexity of the AFE is affected by the resolution of the ADC, delta-sigma topology, which provides high dynamic range (DR) by using an oversampling and a noise shaping, is a well suited candidate for sensor interface [1]. Even though the signal bandwidth of delta-sigma modulator is limited by oversampling, it is still wider than the signal bandwidth of sensor output [2, 3].

In this paper, a second-order feed-forward delta-sigma modulator with a 4-bit quantizer is proposed. To resolve nonlinearity caused by multi-bit digital-to-analog converter (DAC), a split time integration technique is proposed. A successive approximation register (SAR) type ADC is used to implement both a 4-bit quantizer and a summing adder without using an additional amplifier.

The paper is organized as follows. Section 2 discusses the architecture of the proposed delta-sigma modulator. In Section 3, the circuit implementation of the modulator is explained. Section 4 describes the measurement results. Finally, conclusions are drawn in Section 5.

### **2. Architecture**

Figure 1 shows the proposed second-order delta-sigma modulator. The linearity requirements of the integrators are relaxed by using the feed-forward topology, since the integrators only process the quantization noise [4]. The transfer function of the proposed modulator is given by

$$Y(z) = U(z) + (1 - z^{-1})^2 Q(z) \quad (1)$$

where  $Y(z)$  is an output of the modulator,  $U(z)$  is an input signal and  $Q(z)$  is a quantization noise. In the proposed modulator, a multi-bit quantizer is employed to optimize the performance. However, the nonlinear transfer characteristics of the multi-bit feedback DAC result in performance degradation. To alleviate nonlinear error, dynamic element matching (DEM) technique which randomizes a sequence of mismatch error is commonly used [5-7]. But, the distortion is only converted into random noise and still affects the overall performance [8]. In this paper, split time integration technique using 1-bit DAC is proposed to implement multi-bit DAC without using a DEM. Moreover, a SAR type ADC is used to implement both a 4-bit quantizer and a summing adder without using an additional amplifier.




Figure 1. Second-order multi-bit feed-forward DSM

### 3. Circuit Implementation

The proposed delta-sigma modulator which consists of two integrators, a 4-bit SAR ADC is illustrated in Figure 2.

#### 3.1. Integrator with the proposed multi-bit DAC

The circuit implementation of the integrator with the proposed multi-bit feedback DAC is shown in Figure 3. The operation is as follows. During the  $\phi_1$  phase, input signal is sampled into the sampling capacitors  $C_S$  while the 8-bit control signal for DAC operation is generated from 4-bit output of the quantizer. During the next  $\phi_2$  phase, integrating DAC operates with  $\phi_3$  and  $\phi_4$  clocks, while sampled input signal is transferred to feedback capacitor  $C_F$  with  $\phi_2$  clock. During the  $\phi_3$  phase, reference voltage is sampled into DAC capacitor  $C_D$  according to 1-bit control signal,  $D_k$ , and sampled charge in  $C_D$  is integrated into  $C_F$  during the  $\phi_4$  phase. These 1-bit DAC operation repeats 8 times during the  $\phi_2$  phase. The output of the proposed integrator with an ideal opamp is given by

$$V_{OUT}(n) = V_{OUT}(n-1) + \frac{C_S + \Delta C_S}{C_F} V_{IN}(n-1) + \frac{C_D + \Delta C_D}{C_F} \sum_{k=0}^7 D_k V_{REF} \quad (2)$$

where  $\Delta C_D$  is the mismatch error of DAC capacitor,  $\Delta C_S$  is the mismatch error of the sampling capacitor. The gain of the proposed split time integration DAC can be found from (2) as

$$G_{DAC} = \frac{C_D + \Delta C_D}{C_F} \quad (3)$$

As shown in (3), it provides a constant gain error for DAC operation which has a linear transfer characteristic [9].




Figure 2. Circuit implementation of the proposed delta-sigma modulator




Figure 3. Circuit implementation of the integrator with the proposed multi-bit DAC

### 3.2. Proposed multi-bit quantizer using SAR ADC

The proposed 4-bit SAR ADC which includes a summing adder is shown in Figure 2. It consists of a binary weighted capacitor array, a comparator and SAR control logic. The operation of the proposed SAR ADC is as follows. During the  $\phi_2$  phase, the top plates are reset to the common-mode voltage,  $V_{CMO}$ , while the bottom plates are connected to each signal. During the next  $\phi_1$  phase, the top plates are disconnected from  $V_{CMO}$  and the bottom plates of the capacitors are switched to  $V_{CMO}$  and then comparator decides most significant bit (MSB). After the decision of MSB, bottom plates of 4C, 2C and C are switched to  $V_{REFP}$  or  $V_{REFN}$  according to the previous comparator output [10]. The comparator input signal after the completion of the conversion is given

$$V_+ - V_- = \frac{1}{4} \left[ (V_{IN} + 2V_{O1} + V_{O2}) - \left( \frac{1}{2}D_3 + \frac{1}{4}D_2 + \frac{1}{8}D_1 \right) \cdot V_{REF} \right] \quad (4)$$

where,  $V_{IN}=V_{INP}-V_{INN}$ ,  $V_{O1}=V_{O1P}-V_{O1N}$  and  $V_{O2}=V_{O2P}-V_{O2N}$ . A timing generation for the proposed SAR ADC is facilitated by using an asynchronous control using internal loop delay.

### 4. Measurement Results

The prototype delta-sigma modulator was fabricated in a 45-nm CMOS technology. Figure 4 shows a measured output spectrum for a 1 kHz 640 mV peak-to-peak differential input sine wave, with a 1.1-V power supply. The SNR and SNDR versus input level curve is illustrated in Figure 5. This prototype IC achieves 76.8 dB of SNDR, 82.2 dB of SFDR and 81.8 dB of DR. Figure 6 shows the layout of the proposed ADC. The core area occupies  $235 \mu\text{m}^2$ . The total power consumption is  $850 \mu\text{W}$ . The overall measured results are summarized in Table 1.




Figure 4. Measured output spectrum




Figure 5. SNR and SNDR versus input level




Figure 6. Chip layout

Table 1. Performance summary

Process	45-nm CMOS	Peak SNR	77.8 dB
Power supply	1.1 V	Peak SNDR	76.8 dB
Clock	640 kHz	Peak SFDR	82.2 dB
Signal bandwidth	5 kHz	Power consumption	590 $\mu$ W (Analog)
OSR	64		260 $\mu$ W (Digital)
DR	81.8 dB	Chip Area	235 $\mu$ m <sup>2</sup>

## 5. Conclusion

A 1.1 V 81.8 dB delta-sigma modulator is presented in this paper. The split time integration technique is adopted to implement a multi-bit DAC without using a DEM. In order to minimize power consumption and area, a 4-bit asynchronous SAR ADC is used for quantizer with summing operation. The measurement results of the prototype ADC fabricated in a 45-nm CMOS technology verify the validity of the proposed design technique.

## Acknowledgements

This work was supported by the Samsung Electronics Co. and MSIP (Ministry of Science, ICT & Future Planning), Korea, under the University ITRC support program (NIPA-2013-H0301-13-1007) supervised by the NIPA (Nation IT Industry Promotion Agency).

## References

- [1] R. Schreier and G. C. Temes, "Understanding Delta-sigma Data Converters", IEEE Press/Wiley Interscience, (2005).
- [2] Y. Kwak and G. Ahn, "A 1.8V 89.2 dB Delta-Sigma ADC for Sensor Interface with On-Chip Reference", IEEE Int. Symp. Circuits Syst., vol. 1, (2012) May 20-23, pp. 520-523.
- [3] J. M. de la Rosa, S. Escalera, B. Perez-Verdu, F. Medeiro, O. Guerra, R. del Rio and A. Rodriguez-Vazquez, "A CMOS 110-dB@40-kS/s Programmable-Gain Chopper-Stabilized Third-Order 2-1 Cascade Sigma-Delta Modulator for Low-Power High-Linearity Automotive Sensor ASICs", IEEE J. Solid-State Circuits, vol. 40, no. 11, (2005) November, pp. 2246-2264.
- [4] J. Silva, U. Moon, J. Steensgaard and G. Temes, "Wideband low-distortion delta-sigma ADC topology", Electron.Lett., vol. 37, no. 12, (2001) June, pp. 737-738.


- [5] A. J. Chen and Y. P. Xu, "Multibit delta-sigma modulator with noise-shaping dynamic element matching", IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 6, (2009) June, pp. 1125-1133.
- [6] S. Yoo, G. Noh, K. Kim and G. Ahn, "A 1.6V  $\Delta\Sigma$  ADC for Digital Electret Microphone", International SoC Design Conf. (ISOCC), (2010) November, pp. 283-286.
- [7] R. J. Van De Plassche, "Dynamic element matching for high accuracy monotonic D/A converters", IEEE J. Solid-State Circuits, vol. 11, no. 6, (1976) June, pp. 795-800.
- [8] I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters", IEEE Trans. Circuits Syst. II, vol. 47, (2000) March, pp. 185-196.
- [9] J. McCreary and P. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques", IEEE J. Solid-State Circuits, vol. SC-10, no. 12, (1975) December, pp. 371-379.
- [10] W. Choi, E. Choe and G. Ahn, "A Low-Distortion Second-Order Multi-Bit Delta-Sigma ADC", Advanced Science and Technology Letters, vol. 43, (2013) December, pp. 63-66.
- [11] J. McCreary and P. Gray, "All-MOS charge redistribution analog-to-digital conversion techniques", IEEE J. Solid-State Circuits, vol. SC-10, no. 12, (1975) December, pp. 371-379.

## Authors



### Won-Tak Choi

He received the B.S. degree in the Department of Electrical Engineering from Sogang University, Seoul, Korea, in 2012. He is currently pursuing the M.S. degree in Electronic Engineering from Sogang University, Korea. His research interests include CMOS integrated circuit for audio applications and analog mixed-signal ICs.



### Gil-Cho Ahn

He received the B.S. and M.S. degrees in electronic engineering from Sogang University, Seoul, Korea, in 1994 and 1996, respectively, and the Ph.D. degree in electrical engineering from Oregon State University, Corvallis, in 2005. From 1996 to 2001, he was a Design Engineer at Samsung Electronics, Kiheung, Korea, working on mixed analog-digital integrated circuits. From 2005 to 2007, he was with Broadcom Corporation, Irvine, CA, working on AFE for digital TV. Currently, he is an Assistant Professor in the Department of Electronic Engineering, Sogang University. His research interests include high-speed, high-resolution data converters and low-voltage, low-power mixed-signal circuits design.