

## THD Analysis of an Overlapping Carrier Based SPWM For a 5-Level Cascaded H-bridge Multilevel Inverter

Kureve D. Teryima<sup>1\*</sup>, Agbo O. David<sup>2</sup> and Samuel T. Awuhe<sup>3</sup>

<sup>1,2,3</sup>*Department of Electrical and Electronics Engineering,  
Federal University of Agriculture, Makurdi, Nigeria*

<sup>\*1</sup>*kureve4mi@yahoo.co.uk, <sup>2</sup>agbo.david@yahoo.ca, <sup>3</sup>samzfrter@gmail.com*

### Abstract

*This paper analyzes the Total Harmonic Distortion (THD) performance of a single phase 5-level CHB MLI. The multi level inverter is simulated using the carrier overlapping APOD Pulse Width Modulation (PWM) switching control technique. The total harmonic distortion (THD) of the output voltage is observed for the PWM control technique at varying modulation index of 0.7-1.0. The performance of a 5-level CHB MLI is simulated using MATLAB/SIMULINK. It is observed that the carrier overlapping APODPWM provides output with relatively low THD.*

**Keywords:** CHB Multi-level inverter, APODPWM, THD, MATLAB/SIMULINK

### 1. Introduction

An inverter is defined as an electrical devices that converts direct current (dc) input voltage to an alternating current (ac) output voltage of desired magnitude and frequency [1-4]. MLI aims at achieving higher power by using series of power semi-conductor switches with several low DC sources. Several multilevel topologies have emerged and the most common amongst them include the Diode-Clamped Multilevel Inverter (DCMLI), Flying-Capacitor Multilevel inverter (FCMLI) and Cascaded H-bridge Multilevel Inverter (CHBMLI) [6]. There are numerous switching control techniques for the CHBMLI but there are two Pulse Width Modulation (PWM) technique mostly used in multilevel inverter control strategy [2-5]. For high switching frequency, strategies such as space vector PWM, Selective Harmonics Elimination PWM and Sinusoidal PWM are used. Among these PWM methods, SPWM which is a carrier based disposition method (PDPWM, PODPWM and APODPWM) is mostly used for MLI [6-9].

In this paper, a MATLAB/SIMULINK analysis of the THD and Modulation index comparison of a proposed carrier overlapping PWM switching strategy for a 5 level CHB MLI is presented.


### 2. Research Method

#### 2.1. Cascade H-bridge Multilevel Inverter

Below is the general block diagram of multilevel inverter


---

\* Corresponding Author



**Figure 1. General Block Diagram of MLI**

Symmetrical cascaded H-bridge multilevel inverter are the one in which the amplitude of the entire dc supply source to each H-bridge cells is equal [4].



**Figure 2. 5-level Symmetrical CHB MLI**

For example, each level can generate five different voltage outputs  $\pm 2V_{dc}$ ,  $\pm 1V_{dc}$ , and  $0V_{dc}$  by switching the different switches on and off. The output voltage of a multilevel inverter is the sum of all the individual inverter outputs.

$$V_{an} = V_{a1} + \dots + V_{a[(x-1)/2]} \quad (1)$$

Where:  $V_{an} = 1-\emptyset$  voltage output,  $V_{a1\dots an} =$  Output Voltage of individual modules,  $x =$  number of levels.

The Fourier transform for the stepped waveform is expressed as;

$$V(\omega t) = \frac{4V_{dc}}{\pi} \sum [\cos(n\theta_1) + \cos(n\theta_2) + \dots + \cos(n\theta_s)] \sin(n\omega t)/n \quad (2)$$

Where  $n = 1, 3, 5, 7, \dots$

Each H-bridge unit generates a staircase waveform by phase-shifting its positive and negative phase switching timings. Further, each switching MOSFET always conducts for  $180^\circ$  (or half cycle) regardless of the pulse width of the quasi-square wave so that this switching method results in equalizing the current stress in each active device. Cascaded H-bridge topology is chosen for this paper.

## 2.2. Advantages of Cascaded H-bridge MLI

The advantages of CHB MLI configuration are [3]:

- i. Staircase wave form quality which reduces electromagnetic compatibility.
- ii. Modularity of control can be achieved.
- iii. Requires less number of components to achieve the same number of output voltage levels.
- iv. Draws input current with low distortion.

### 2.3. Disadvantages of Cascaded H-bridge MLI

The disadvantages of CHB MLI configuration are [3]:

- i. Communication between the full-bridges is required to achieve the synchronization of reference and the carrier waveforms.
- ii. Needs separate dc sources for real power conversions, and thus its applications are somewhat limited.

### 2.4. Types of Carrier based SPWM Techniques

There are different forms of modulation techniques for MLI. Generally, in the pulse width modulation technique, two signals are used, one is reference signal and the other is carrier signal [8].

This paper applied carrier based PWM techniques to the CHB-MLI by using multiple carrier waveforms and a sinusoidal reference wave form [10-11]. The number of carrier waveforms required to produce Y level output is (x-1), where x is the number of carrier waveforms [8].


The sinusoidal reference waveform has peak amplitude  $A_m$  and a modulating frequency  $f_m$ . The triangular carrier waveforms have a peak amplitude  $A_c$  and frequency  $f_c$ . The sinusoidal reference signal is continuously compared with all the triangular carrier waveforms. Whenever the sinusoidal reference signal/waveform is greater than the carrier signal, a modulated pulse width is generated. The modulation frequency ratio  $m_f$  is given as:

$$m_f = \frac{f_c}{f_m} \quad (3)$$

The following are Carrier based Overlapping SPWM strategies:

#### 1. Carrier Overlapping Phase Disposition PWM strategy (CO-PD PWM):

If all carriers selected have the same phase, the method is phase disposition method. It is generally accepted that this method gives rise to the lowest harmonic distortion in higher modulation indices.




**Figure 3. Arrangement of Carrier Overlapping Phase Disposition PWM Method**

Figure 3 depicts the Carrier overlapping PD PWM technique (CO-PD PWM), where the carriers with the same frequency  $f_c$  and peak amplitude  $A_c$  are arranged such that they overlap each other [5].


#### 2. Carrier Overlapping Phase Opposition Disposition PWM strategy (CO-POD PWM):

The carrier waves in the positive plane are  $180^\circ$  out of phase with those in the negative plane as shown in Figure 4. There is no harmonic at the carrier frequency and its multiples and the dispersion of harmonic occurs around them.



**Figure 4. Arrangement of Carrier Overlapping POD PWM Method**

3. Carrier Overlapping Alternate Phase Opposition Disposition PWM strategy (CO-APOD PWM): Each carrier in this method is phase shifted by  $180^\circ$  from its adjacent carrier. It is similar to phase opposition disposition. Figure 5 shows the overlapping carrier APOD PWM strategy.




**Figure 5. The Arrangement of Carrier Overlapping APOD PWM Method**

Amplitude modulation index for Carrier Overlapping PD PWM, POD PWM, and APOD PWM is

$$M_a = \frac{A_m}{A_c} \quad (4)$$

### 2.5. Simulation Model

The cascaded 5-level single phase CHB MLI used for this implementation has two dc sources and eight switches as shown in Figure 6.



**Figure 6. 5-level Single Phase CHB-MLI**

### 2.5.1. Operation of Cascaded H-bridge of 5-level MLI Topology

In an individual H-bridge, the output voltage is positive voltage ( $+V_{dc}$ ), zero voltage ( $0V_{dc}$ ) and negative voltage ( $-V_{dc}$ ). Hence the desired output voltage levels for 5-level CHB MLI are  $\pm 2V_{dc}$ ,  $\pm 1V_{dc}$ , and  $0V_{dc}$ .


The switching states for the voltage levels are presented as shown in the table below:

**Table 1. Switching States of Conventional 5-level CHB MLI**

Switching Sequences								Voltage levels
$S_1$	$S_2$	$S_3$	$S_4$	$S_5$	$S_6$	$S_7$	$S_8$	
1	1	0	0	1	1	0	0	$+2V_{dc}$
1	1	0	0	0	0	0	0	$+1V_{dc}$
0	0	0	0	0	0	0	0	$0V_{dc}$
0	0	1	1	0	0	0	0	$-1V_{dc}$
0	0	1	1	0	0	1	1	$-2V_{dc}$

### 2.6. Proposed Overlapping APODPWM Technique

The new switching technique deployed for this paper is the carrier based overlapping APOD PWM with non-zero overlap. The strategy used in this form of technique is a modified overlapping APODPWM technique already known. It involves placing the triangular signals in overlapping mode without crossing the zero time axis. They are aligned both in the positive and negative planes respectively. This is illustrated as shown in the Figure 7.




**Figure 7. The Arrangement of the Proposed Carrier Overlapping APOD PWM**

This form of switching is carried out at a carrier frequency of 5 kHz and a fundamental frequency of 50 Hz.


## 3. Results and Analysis

Simulation of the suggested modulation techniques for comparison for a 5-level CHB MLI is carried out using MATLAB/SIMULINK and the following parameters were used:  $V_{dc} = 100V$ ,  $f_c = 5$  kHz and  $f_m = 50$  Hz,  $M.I = 0.7-1.0$ . The Simulated control techniques, Output Voltage waveform and FFT analysis of the 5-level CHB-MLI using the proposed CO-APOD PWM is presented.




**Figure 8. Reference and Carrier Frequency Signal of Proposed CO-APOD**

The reference signal being super imposed on the four carrier signals are generated via logic combination in SIMULINK and are used for switching the gates of the power MOSFETS. A point to note is that for the proposed CO-APOD, there is no overlap across the zero time axes. The uniqueness of the proposed CO-APOD modulation scheme adopted herein is that it distributes the load evenly across the switching components thereby reduce switching losses.



**Figure 9. Output Waveform of 5-level Single Phase CHB MLI in SIMULINK for CO-APOD**



**Figure 10. FFT Analysis of THD for 5-level CHB MLI using Proposed CO-APOD at M.I= 1.0**




Figure 11. FFT Analysis of THD for 5-level CHB MLI using Proposed CO-APOD at M.I= 0.9




Figure 12. FFT Analysis of THD for 5-level CHB MLI using Proposed CO-APOD at M.I= 0.8




Figure 13. FFT Analysis of THD for 5-level CHB MLI using Proposed CO-APOD at M.I= 0.7

The above graph represents the THD of the 5-level single phase CHB MLI for the different modulation techniques at varying Modulation index.

**Table 2. THD and Output Voltage at Fundamental Frequency (50 Hz) of Proposed CO-APOD at Different Values of MI**

M.I	Proposed CO-APOD	
	THD%	Voltage
1.0	31.76	189.60
0.9	32.76	180.30
0.8	35.58	164.60
0.7	40.64	141.40

#### 4. Conclusion

This paper suggests a PWM technique using carrier overlapping APOD PWM for switching in a 5 level Cascaded Multilevel Inverter while producing desired multilevel voltage output. Simulation using MATLAB/SIMULINK software was performed to show the proposed technique for CO-APOD PWM THD performance at different values of modulation index as shown in Table 2 above.

#### References

- [1] G. Prem Sunder, B. Shanthi, A. Lamehi Nachiappan and S. P. Natrajan, "Performance Analysis of modified CHB MLI using various carrier modulation schemes", *IJESA*, vol. 3, no. 5, (2013), pp. 310-316.
- [2] F. Z. Peng and J. S. Lai, "Multilevel converters, A new breed of power Electronics converters", *IEEE Trans Industries Application*, vol. 32, (1996), pp. 509-517.
- [3] K. Jagdish, "THD Analysis for different levels of cascade multilevel inverter for industrial applications", *IJETAE*, (2012), pp. 20-30.
- [4] M. Kavitha, A. Arunkumar, N. Gokulnath and S. Arun, "New cascaded H-bridge multilevel inverter topology with reduced number of switches and sources", *JEEE*, vol. 2, no. 6, (2012), pp. 26-36.
- [5] J. Rodriguez, J.S. Lai and F.Z. Peng, "Multilevel Inverter; A survey topology control and application." *IEEE Trans Industrial Electronics*, (2002), Vol. 49, Issue 4, pp 724-738.
- [6] E. Sambath, S. P. Natarajan, and C. R. Balamurugan, " Performance Evaluation of Multi Carrier Based PWM Techniques for Single Phase Five Level H-Bridge Type FCMLI", *IOSR Journal of Engineering*, (2012), Volume 2, Issue 7, pp. 82-90.
- [7] Vinayaka B. C and S. Nagendra prasad, "Modeling and design of 5-level CHB MLI with dc/dc boost converter, *International journal of Engineering research and Application*", (2014), Vol. 4, Issue 6, pp. 50-55.
- [8] R. Rajesh, M. Balasubramani and J. Gowrishankar, "Newly constructed single-phase multilevel inverter for distributed energy resources", *IJET*, (2013), Vol. 5, No. 2, pp.1445-1452
- [9] Upvan Tamrakar, C. S. Sharma and Sudhir Phulambrikar, "Analysis and simulation of single phase and three phase seven level inverter", *International Journal for Scientific Research and Development*, (2014), Vol. 2 issue 7, pp. 234-237.
- [10] Ebrahim Babaci, "A cascaded multilevel converter topology with reduced number of switches. *IEEE Trans on Power Electronics*", (2008), Vol. 23 No. 6, pp. 2657-2664.
- [11] K. L. Dheeraj, M. Diwakar, M. Eswar, K. Naga venkatesh and M. DurgaRaj, "THD Analysis of cascaded multilevel inverter for various PWM techniques", *IJETT*, (2014), Vol. 11, No. 3, pp.146-149.



## Authors



**Engr. Teryima D. Kureve**, is currently undergoing a PhD in Power Electronics and holds a Master of Engineering (M.Eng.) in Communications from the Federal University of Agriculture, Makurdi-Nigeria. He is a Lecturer at the Department of Electrical and Electronics Engineering, Federal University of Agriculture, Makurdi-Nigeria. His research interests include power converters, sensorless controllers and renewable energy. He is a registered and practicing Engineer.



**Engr. David O. Agbo**, is currently undergoing a PhD in Electronics and holds a Master of Engineering (M.Eng.) in Electronics from the Federal University of Agriculture, Makurdi-Nigeria. He is a Lecturer at the Department of Electrical and Electronics Engineering, Federal University of Agriculture, Makurdi-Nigeria. His research interests include power converters, micro-controllers, digital imaging. He is a registered and practicing Engineer.



**Samuel T. Awuhe** is currently pursuing a Master of Engineering (M.Eng.) degree in Digital Electronics and Computer Engineering at the Federal University of Agriculture, Makurdi-Nigeria; He is a Lecturer at the Department of Electrical and Electronics Engineering, Federal University of Agriculture, Makurdi-Nigeria. His research interests include digital signal processing, power converters, micro-processors and micro-controllers.

