

Microwave Analysis for Intrinsic and Extrinsic Characteristics of AlGa_N/Ga_N pHEMT

Ramnish¹, Sandeep K Arya¹ and Anil Ahlawat²

¹*Department of Electronics and Communication Engineering,
Guru Jambheshwar University of Science and Technology, Hisar, Haryana, India*

²*Department of Computer Science Engineering,
Krishna Institute of Engineering and Technology, Ghaziabad, U.P., India*

contactram1@rediffmail.com

Abstract

In this paper, a simple non-linear analytical charge control model for the DC and microwave characteristics of AlGa_N/Ga_N MODFET is presented. The effect of parasitic resistances R_s and R_d is also incorporated. The model has also been extended to obtain the expressions for transconductance, drain conductance and cut-off frequency of the device. The model predicts a high transconductance of 502.6mA/mm at 1V of gate bias and a maximum cut-off frequency of 22.5GHz for a 50nm device gate length, which is important in realizing the device for microwave applications. The extrinsic and intrinsic characteristics show close agreement with the published results proving the validity of the model.

Key-words: *AlGa_N/Ga_N MODFET, parasitic resistances, extrinsic and intrinsic characteristics*

1. Introduction

High Electron Mobility Transistor (HEMT) or Modulation Doped field Effect Transistor (MODFET) is the fastest transistor currently available and a suitable candidate for microwave and millimeter wave applications [1-2]. It is a hetero-structure device and the unique properties of HEMT are the presence of a two dimensional electron gas (2-DEG) at its interface [3]. Because of its high power handling capabilities, GaN based pHEMTs have attracted increasing interests [4-5]. Owing to its large band-gap, GaN is particularly suitable for high frequency, high power and high temperature applications [6-7]. In addition, AlGa_N/Ga_N material is suitable for applications in the transmission and distribution of electric power [8-9]. The AlGa_N/Ga_N pHEMT is an attractive option for various radar, communication and satellite applications in the high frequency range [10-11]. AlGa_N/Ga_N pHEMTs have breakdown voltages in excess of 100V, which eliminates the need for protection circuitry, such as in a front-end receiver, making an AlGa_N/Ga_N based design less complex with lower noise [12]. AlGa_N/Ga_N has also lower electron mobility and high electron velocity making it useful at high frequencies. Since, these values of electron mobility and electron velocity translate into a good unity current gain (f_T) and maximum frequency of oscillation (f_{max}), so, it also performs well for noise [13]. The short channel effects and parasitic resistances deteriorate the microwave performance of the device. So, it is significant to figure out the extrinsic and intrinsic factors behind the electrical degradation of

AlGaN/GaN pHEMTs. In the present work, these factors have been improved to use this device over a wide range of operation. [14-15].

In the present work, a non-linear DC model for AlGaN/GaN MODFET is developed, based on the AlGaAs/GaAs system proposed by N. Dasgupta *et al.* [16] which is used to formulate the I-V characteristics from sub-threshold to high conduction region. The effects of source and drain resistances have also been included in order to find the extrinsic characteristics. Both intrinsic and extrinsic small-signal parameters such as transconductance, drain/output conductance and cut-off frequencies have also been evaluated. The present model is valid in the linear region and can be extended in the saturation region also.

2. Model Formulation

In this section, an analytical model of a AlGaN/GaN MODFET is presented. The basic structure of the AlGaN/GaN MODFET for the present work is shown in Figure1.




Figure 1. Cross-sectional view of 2-DEG MODFET

The threshold voltage V_{th} of the doped structure can be expressed as:

$$V_{th} = \Phi_m - \Delta E_c - \frac{qN_d d_d^2}{2\epsilon} \left(1 + \frac{2d_s}{d_d}\right) \quad (1)$$

where Φ_m is the Schottky barrier height, ΔE_c is the conduction band discontinuity at heterojunction, N_d doping density of the AlGaN layer, $d = d_d + d_s + \Delta_d$ is the separation between the gate and the channel, d_d is the doped AlGaN layer thickness, d_s is the undoped AlGaN spacer layer thickness, Δ_d is the effective width of the 2DEG. In the foregoing section, an attempt is made to obtain the various parameters of the proposed model such as transconductance, drain conductance etc. analytically by taking the parasitic resistances into account.

2.1. Intrinsic Characteristics

The drain current in the channel for AlGaN/GaN MODFET can be written [17] as:

$$I_d = qZn_s(x)v(x) \quad (2)$$

Where q is the electron charge, Z is the gate width and $v(x)$ is the electron charge carrier velocity, $n_s(x)$ is the 2-DEG sheet charge carrier concentration in an AlGaIn/GaN MODFET and is given as:

$$n_s(x) = \frac{\varepsilon(m)}{qd} \{V_{gs} - V_{th} - V_c(x)\} \quad (3)$$

Where $\varepsilon(m)$ is the dielectric constant, m is the Al mole fraction, V_{gs} is the gate-source voltage, $V_c(x)$ is channel potential at any point x due to drain voltage.

For simplicity, the following velocity-field relation is assumed to be valid for carrier transport in the channel:

$$v(x) = \frac{\mu_0 \frac{dv(x)}{dx}}{1 + \frac{1}{E_c} \frac{dv(x)}{dx}} \text{ for } E_x < E_c \quad (4)$$

$$= V_{sat} \text{ for } E_x > E_c$$

Where $E_x = \frac{dv(x)}{dx}$ is the electric field at any point x in the channel, $V_c(x)$ is the channel potential at point x due to drain voltage, μ_0 is the low field mobility, and E_c is the critical field given by $E_c = V_{sat} / \mu_0$ and V_{sat} is the saturation velocity of the electrons.

2.1.1. Linear Region

The electron velocity is less than the saturation velocity V_{sat} for lower drain voltages. By substituting eq. (2) in eq.(1) for $E_x < E_c$ and using eq.(3), the drain current in the linear region can be obtained as:

$$I_{ds} = \frac{qZ\mu_0 \frac{dv(x)}{dx}}{1 + \frac{1}{E_c} \frac{dv(x)}{dx}} \left[\frac{\varepsilon(m)}{qd} \{V_{gs} - V_{th} - V_c(x)\} \right] \quad (5)$$

After solving eq. (5) using boundary conditions $V(x) = 0$ for $x = 0$ and $V(x) = L$ for $x = L$, the current flowing through the 2DEG is found to be:

$$I_{ds} = \frac{\varepsilon Z \mu_0}{d \left(L + \frac{V_{ds}}{E_c} \right)} \left[(V_{gs} - V_{th}) V_{ds} - \frac{V_{ds}^2}{2} \right] \quad (6)$$

Where L is the gate length of the device.

2.1.2. Saturation Region: The channel voltage increases from source to drain, the electric field is maximum close to the drain, and the velocity saturation occurs first at the drain side of

the gate region. At the drain end of the channel, the velocity of the electrons saturates to V_{sat} . Thus from eq. (4) for $E_x > E_c$, the drain current can be given as:

$$I_{dsat} = qZn_s(x)v_{sat} \quad (7)$$

Using eq. (4) and eq. (7), with $V_c(x) = V_{dsat}$, I_{dsat} is given as:

$$I_{dsat} = \frac{Z\varepsilon v_{sat}}{d} (V_{gs} - V_{th} - V_{dsat}) \quad (8)$$

The saturation drain voltage can be calculated analytically by equating eq. (8) and eq. (6) with $V_d = V_{dsat}$ as:

$$A_1 V_{dsat}^2 + A_2 V_{dsat} + A_3 = 0 \text{ or}$$

$$V_{dsat} = \frac{-A_2 + \sqrt{A_2^2 - 4A_1 A_3}}{2A_1} \quad (9)$$

Where

$$A_1 = \frac{\mu E_c - 2v_{sat}}{2E_c}, \quad A_2 = (V_{gs} - V_{th}) \left(\frac{V_{sat} - \mu E_c}{E_c} \right) - LV_{sat} \quad \text{and} \quad A_3 = (V_{gs} - V_{th}) LV_{sat}$$

2.1.3. Transconductance: It is a measure of device gain and cut-off frequency. Mathematically, it is given as:

$$g_m = \left. \frac{\partial I_{ds}}{\partial V_{gs}} \right|_{V_{ds}} \quad (10)$$

Transconductance in linear region can be obtained by differentiating eq. (6) w.r.t. V_{gs} .

$$g_m = \frac{Z\mu\varepsilon V_{ds}}{d \left(L + \frac{V_{ds}}{E_c} \right)} \quad (11)$$

2.1.4. Drain Conductance: It is also a measure of the device gain. Mathematically, it is given as:

$$g_d = \left. \frac{\partial I_{ds}}{\partial V_{ds}} \right|_{V_{gs}} \quad (12)$$

Drain conductance in linear region can be obtained by differentiating eq. (6) w.r.t. V_d

$$g_d = \frac{Z\mu_0\varepsilon}{d \left(L + \frac{V_{ds}}{E_c} \right)} (V_{gs} - V_{th} - V_{ds}) + \left\{ (V_{gs} - V_{th}) V_{ds} - \frac{V_{ds}^2}{2} \right\} \left[\frac{1}{E_c} \left(\frac{Z\mu_0\varepsilon}{d \left(L + \frac{V_{ds}}{E_c} \right)^2} \right) \right] \quad (13)$$

2.2. Extrinsic Characteristics

As the gate length approaches the submicron region, parasitic resistances become comparable with channel resistances and can't be neglected. Incorporating the parasitic resistances R_s and R_d into account, the gate and drain voltages are thus modified as follows:

$$\begin{aligned} V_{ds} &\rightarrow V_{ds} - I_{ds}(R_s + R_d) \\ V_{gs} &\rightarrow V_{gs} - I_{ds}R_s \end{aligned} \quad (14)$$

2.2.1. Linear region: Considering the above conditions, the drain current in the linear region can be obtained from eq. (8) as:

$$\begin{aligned} B_1 I_{ds}^2 + B_2 I_{ds} + B_3 &= 0 \\ I_{ds} &= \frac{-B_2 + \sqrt{B_2^2 - 4B_1 B_3}}{2B_1} \end{aligned} \quad (15)$$

Where

$$B_1 = (R_s + R_d) \left\{ \frac{d}{E_c} + \frac{\epsilon\mu Z}{2} (R_s - R_d) \right\} \quad ,$$

$$B_2 = -dL - \frac{d}{E_c} V_{ds} - \epsilon\mu Z (R_s + R_d) [V_{gs} - V_{th} - V_d] - \epsilon\mu Z R_s V_d$$

$$\text{And } B_3 = \epsilon\mu Z (V_{gs} V_{ds} - V_{th} V_{ds} - \frac{V_{ds}^2}{2})$$

2.2.2. Saturation region: The drain current in saturation region can be obtained analytically from eq. (8) with $V_d = V_{dsat}$,

$$I_{dsat} = \frac{Z\epsilon V_{sat}}{d} (V_{gs} - V_{th} - V_{dsat} + I_{dsat} R_d) \quad (16)$$

The extrinsic saturation drain voltage can be obtained numerically by equating eq. (15) at $V_d = V_{dsat}$ with eq. (16)

$$V_{dsat} = \frac{-\delta_2 + \sqrt{\delta_2^2 - 4\delta_1 \delta_3}}{2\delta_1} \quad (17)$$

Where

$$\delta_1 = \frac{Q}{P} \left(A \frac{Q}{P} + \frac{d}{E_c} \right) - \frac{\epsilon\mu Z}{2} \left(2 \frac{Q}{P} R_d + 1 \right)$$

$$\delta_2 = (V_{gs} - V_{th}) \left[\frac{Q}{P} \left(R_d \epsilon\mu Z - \frac{d}{E_c} \right) + \epsilon\mu Z \right] - \frac{Q}{P} \left[2(V_{gs} - V_{th}) A \frac{Q}{P} - dL - R_{ss} \epsilon\mu Z V_{gs} + R_{ss} \epsilon\mu Z V_{th} \right]$$

$$\delta_3 = \frac{Q}{P} (V_{gs} - V_{th}) \left(A \frac{Q}{P} \epsilon\mu Z - dL - R_{ss} \epsilon\mu Z V_{gs} + R_{ss} \epsilon\mu Z V_{th} \right)$$

And

$$Q = \frac{Z\varepsilon V_{sat}}{d}, P = 1 - R_d Q \text{ and } R_{ss} = R_s + R_d$$

2.2.3. Transconductance: Transconductance in the linear region can be obtained by differentiating eq. (15) w.r.t. V_g

$$g_m = \frac{1}{2B_1} \left[-\varepsilon\mu Z(R_s + R_d) + \frac{1}{2\sqrt{B_2^2 - 4B_1B_2}} \{2B_2(-\varepsilon\mu Z(R_s + R_d)) - 4B_1\varepsilon\mu ZV_{ds}\} \right] \quad (18)$$

2.2.4. Drain conductance: The drain conductance can be obtained numerically by differentiating eq. (15) w.r.t. V_d

$$g_d = \frac{1}{2B_1} \left[\left\{ -\frac{d}{E_c} - \varepsilon\mu Z(2R_s + R_d) + \frac{1}{2\sqrt{B_2^2 - 4B_1B_3}} \left\{ 2B_2 \left\{ -\frac{d}{E_c} - \varepsilon\mu Z(2R_s + R_d) - 4B_1(\varepsilon\mu Z(V_{gs} - V_{th} - V_{ds})) \right\} \right\} \right\} \right] \quad (19)$$

3. Capacitance-Voltage Characteristics

Total channel charge is given [17] as:

$$Q = \int_0^t I_{ds} dt = \int_0^L \frac{I_{ds}}{v(x)} dx \quad (20)$$

Rearranging (2) and using (3), we get

$$\frac{I_{ds}}{v(x)} = \frac{Z\varepsilon(m)}{d} (V_{gs} - V_{th} - V_c(x)) \quad (21)$$

Integrating eq. (21)

$$\int_0^L \frac{I_{ds}}{v(x)} dx = \frac{Z\varepsilon(m)}{d} \int_0^L (V_{gs} - V_{th} - V_c(x)) dx \quad (22)$$

Using [18]

$$dx = \frac{Zqn_s(x)\mu - \frac{I_{ds}}{E_1}}{I_{ds}} dV_c(x) \quad (23)$$

Substituting eq. (23) into eq. (22), total charge is given as:

$$Q = \frac{Z\varepsilon(m)}{d} \int_0^L (V_{gs} - V_{th} - V_c(x)) \left\{ \frac{Zqn_s(x)\mu_0 - \frac{I_{ds}}{E_3}}{I_{ds}} \right\} dV_c(x) \quad (24)$$

On solving eq. (24),

$$Q = \frac{-z^2 \varepsilon^2(m) \mu_0}{3d^2 I_{ds}} \left[(V_{gs} - V_{th} - V_{ds})^3 - (V_{gs} - V_{th})^3 \right] - \frac{Z\varepsilon(m)}{dE_3} V_{ds} \quad (25)$$

3.1. Gate-Drain Capacitance

It is also called as feedback capacitance. It is defined as the rate of change of charge on the gate electrode with respect to the drain bias when the source and the gate potentials are kept constant.

$$C_{ds} = \frac{\partial Q}{\partial V_{gs}} = \frac{R}{I_{ds}} (V_{gs} - V_{th} - V_{ds})^3 - \frac{Z\varepsilon(m)}{dE_3} \quad (26)$$

3.2. Gate-Source Capacitance

The gate-source capacitance (C_{gs}) is defined as the change in total charge with the change in gate voltage. It is mainly due to the 2DEG in the normal operating region, and is given as

$$C_{gs} = \frac{\partial Q}{\partial V_{gs}} = \frac{R}{I_{ds}} \left[(V_{gs} - V_{th})^2 - (V_{gs} - V_{th} - V_{ds})^2 \right] \quad (27)$$

4. Cut-off Frequency

It is one of the primary figure of merit for microwave performance, which can be obtained as;

$$f_c = \frac{g_m}{2\pi C_g} \quad (28)$$

Where

$$C_g = \frac{\varepsilon(m)LZ}{d} = \text{effective gate capacitance for linear region.}$$

LZ is the effective area under the gate.

Finally, the parameters of the proposed model are obtained analytically in the above sections.

5. Results and Discussion

The characteristics of AlGaIn/GaN MODFET have been modeled and the results obtained are compared with the previous simulated results to prove the validity of the model. The intrinsic and extrinsic characteristics are also plotted to predict the effect of parasitic resistances.




Figure 2. Dependence of Drain Current on Drain Voltage for different values of gate voltage

The variation of drain current with drain voltage for intrinsic and extrinsic cases at different gate voltages is depicted in Figure 2. A small variation in extrinsic and intrinsic characteristics is observed for smaller gate voltages. The difference between intrinsic and extrinsic characteristics shows that the analysis without parasitic source and drain resistances, *i.e.*, intrinsic case results in low saturation voltage and higher drain currents. Taking into account these parasitic resistances, *i.e.*, extrinsic case, close agreement with the simulated results are obtained. This is because increase in channel resistance as gate voltage decrease. Due to increase in channel resistance, the effect of parasitic resistance becomes negligible. A high saturation current of 502.6mA/mm at a gate bias of 1V is achieved. The calculated results are in good agreement with the simulated results [19].




Figure 3. Variation of drain conductance with drain voltage for various gate bias

Figure 3 shows the dependence of output conductance on drain voltage for different gate biases. As depicted in the figure, with the increases in drain voltage, the drain/output conductance decreases sharply and finally becomes zero. The g_d decreases with increases in V_g , the channel resistance decreases and the g_d increases with increase in gate voltage.




Figure 4. Dependence of drain current on gate voltages

The variation of drain current with gate voltage is depicted in Figure 4. Figure shows that with increase in gate voltage, the drain current also increases. The extrinsic characteristics are found to be closer to the simulated results. The discrepancy observed at higher gate voltages. The analytical results are in close proximity with the previous published results [19].

The variation of transconductance with gate voltage is shown in Figure 5. The transconductance increases with gate voltage in the linear region. The transconductance decreases with the increase in negative gate bias as the depletion layer width increases and channel width decreases. The transconductance of 33.2 mS and 32.3 mS respectively are observed for intrinsic and extrinsic cases.




Figure 5. Dependence of Transconductance on Gate Voltage




Figure 6. Dependence of gate-drain capacitance on drain source voltage

The variation of gate-drain capacitance with drain bias is depicted in Figure 6. It can be observed from the figure that the capacitance decreases gradually with increase in drain voltage. The calculated results are in good agreement with the previously simulated results [20].

The dependence of gate-source capacitance on gate voltage is shown in Figure 7. It is evident from the Figure 7 that C_{gs} decreases with increase in negative gate bias because of the increase in depletion layer width. The analytical results are in good agreement with the previously published results [20].




Figure 7. Variation of gate-source capacitance with gate-source voltage




Figure 8. Dependence of gate to source capacitance and gate to drain capacitance on drain current

The variation of gate-source capacitance and gate-drain capacitance with drain current is shown in Figure 8. It can be seen from the figure that the gate-source capacitance increases with increase in the saturation current because of the increase in gate-source voltage. Also gate-source capacitance is almost constant in the saturation region. The calculated results are in close agreement with the previously published results [21].

The dependence of cutoff frequency with gate voltage for both extrinsic and intrinsic cases is plotted in Figure 9. The cutoff frequency increases with gate voltage and then saturates. The highest cutoff frequencies for both intrinsic and extrinsic cases are observed at 22.5GHz and 21.3 GHz, respectively.




Figure 9. Variation of cut-off frequency with gate voltage

In nutshell, it is observed from the above figures that the results are in close agreement with the previously published results and hence prove the validity of the model.

6. Conclusion

A compact and accurate analytical model is developed for the I-V characteristics and small-signal parameters of an AlGaIn/GaN MODFET. The model presented in this paper includes the effects of parasitic resistances R_s and R_d into account. The model showed a high saturation current of 502.6mA/mm at a gate bias of 1V. A high cut-off frequency of 22.5 GHz is obtained at a drain bias of 1 V for a 50nm gate length. The expression obtained are fully analytical and do not have any fitting parameters. The need for incorporating the effect of parasitic resistance at higher gate, lower drain voltages and submicron gate length of the device is emphasized. The obtained results are in close agreement with the previously published results proving the validity of the model. The results indicate that the AlGaIn/GaN MODFET is suitable for microwave and millimeter wave circuit applications.

References

- [1] A. Ahlawat, M. Pandey and S. Pandey, "Microwave analysis of 70nm InGaAs pHEMT on InP substrate for nanoscale digital IC applications", MOTL, vol. 49, no. 10, (2007).
- [2] T. R. Lenka and A. K. Panda, "Characteristics study of modulation doped GaAs/InGaAs/AlGaAs based Pseudomorphic HEMT", International journal of recent trends in Engineering, vol. 1, no. 3, (2009).
- [3] A. Agrawal, A. Goswami, S. Sen and R. S. Gupta, "Transconductance extraction for pseudomorphic MODFET (AlGaAs/InGaAs) for microwave and millimeter wave applications", MOTL, vol. 22, (1999).
- [4] M. K. Chattopadhyay and S. Tokekar, "Analytical model for the transconductance of microwave AlGaIn/GaN HEMTs including nonlinear macroscopic polarization and parasitic MESFET conduction", MOTL, vol. 49, no. 2, (2007).
- [5] C. Campbell, C. Lee, V. Williams, M. -Y. Kao, H.-Q. Tserng, P. Saunier and T. balisteri, "A wideband power amplifier MMIC utilizing GaN on SiC HEMT technology", IEEE Journal of solid-state circuits, vol. 44, no. 10, (2009).
- [6] Z. Hemaizia, N. Sengouga and M. Missous, "Small signal modeling of PHEMTs and analysis of their microwave performance", Courier du savoir, vol. 10, (2010).
- [7] L. Wang, R. -M. Xu and B. Yan, "Accurate small-signal model extraction for pHEMT on GaAs", Int J Infrared Milli Waves, vol. 28, (2007).
- [8] M. Bhattacharya, J. Jogi, R. S. Gupta, M. Gupta, "Scattering parameter based modeling and simulation of symmetric tied-gate InAlAs/InGaAs DG-HEMT for millimeter-wave applications", Solid-State Electronics, vol. 63, (2011).
- [9] M. Nawaj, "A new charge conserving capacitance model for HEMTs for CAD applications", Int. J. Electronics, vol. 83, no. 6, (1997).
- [10] P. Ghosh, S. Haldar, R. S. Gupta and M. Gupta, "An accurate small signal modelling of cylindrical/surrounded gate MOSFET for high frequency applications", JSTS, vol. 12, no. 4, (2012).
- [11] Y. Cai, Y. Zhou, K. M. Lau and K. J. Chen, "Control of threshold voltage of AlGaIn/GaN HEMTs by Fluoride-based plasma treatment from depletion mode to enhancement mode", IEEE Transactions on Electron Devices, vol. 53, no. 9, (2006).
- [12] P. K. Chopra, S. Jain and A. Ahlawat, "ANN modeling approach for designing low noise PHEMT amplifier in wireless communication systems", Optical Memory and Neural Networks(Information Optics), vol. 20, no. 4, (2011).
- [13] R. K. Tyagi, A. Ahlawat, M. Pandey and S. Pandey, "Noise analysis of sub-quarter micrometer AlGaIn/GaN microwave power HEMT", Journal of Semiconductor Technology and Science, vol. 9, no. 3, (2009), pp. 125-135.
- [14] D. -H. and J. A. Del Alamo, "30-nm InAs PHEMTs with $f_T=644$ GHz and $f_{max}=681$ GHz", IEEE Electron Device Letters, vol. 31, no. 8, (2010), pp. 806-808.
- [15] F. Yulong, D. Shaobo, L. Bo, Y. Jiayun, C. Shujun and F. Zhihong, "Extrinsic and Intrinsic causes of the electrical degradation of AlGaIn/GaN high electron mobility transistors", Journal of Semiconductors, vol. 33, no. 5, (2012), pp. 054005-1-4.
- [16] N. Dasgupta and A. Dasgupta, "An analytic expression for sheet carrier concentration vs. gate voltage for HEMT modeling", Solid-State electronics, vol. 36, (1993), pp. 201-203.
- [17] P. Gangwani, *et al.*, "Polarization dependent analysis of AlGaIn/GaN HEMT for high power applications", Elsevier, ScienceDirect, Solid-State Electronics, vol. 51 (2007).

- [18] S. Sen, *et al.*, “Two-Dimensional C-V Model of AlGaAs/GaAs Modulation Doped Field Effect Transistor (MODFET) for High Frequency Applications”, IEEE Transactions on Electron Devices, vol. 46, no. 9, (1999).
- [19] J. C. Sippel, S. S. Islam and S. S. Mukherjee, “A physics based model of DC and microwave characteristics of GaN/AlGaN HEMTs”, International journal of RF and Microwave Computer aided Engineering, vol. 17, (2007).
- [20] S. Bose, Adarsh, A. Kumar, Simrata, M. Gupta and R. S. Gupta, “A complete analytical model of GaN MESFET for microwave frequency applications”, Microelectronics Journal, vol. 32, (2001).
- [21] A. Goswami, M. Gupta and R. S. Gupta, “Analysis of scattering parameters and thermal noise of a MOSFET for its microwave frequency applications”, MOTL, vol. 31, no. 2, (2001).

Authors



Ramnish

He received his B.E. (Electronics and Communication) from C.R.S.C.E. (now DCRUST), Murthal, Sonapat, Haryana; M.Tech. from R.E.C., Kurukshetra, Haryana. Presently, he is working as an Assistant Professor in Department of E.C.E., G.J.U.S. &T., Hisar, Haryana. His present research interests include device modeling, control system and Digital Signal Processing.



Sandeep k Arya

He received his B.Tech. (E.C.E.), M.Tech. (E.C.E.), Ph.D from N.I.T., kurukshetra . He has published more than 100 research papers in international/National journals/ Conferences. Presently, he is working as a Professor and Head of Department (E.C.E.), G.J.U.S. &T., Hisar since 2004. His research interests include optical communication, Digital Signal Processing and VLSI.



Anil Ahlawat

He received his M.Sc. degree in Physics (Electronics) from CCS University, Meerut, U.P.; M.Phil.(Instrumentation) from I.I.T., Roorkee and M.Tech.(CSE) from K.U., Kurukshetra, Haryana. He has completed his Ph.D degree from University School of Engineering and Technology, Guru Gobind Singh IndraPrastha University, New Delhi, India. He has published more than 50 research papers in international/National journals/ Conferences. He is presently working as a Professor and Head in Department of C.S.E.in K.I.E.T., Ghaziabad, U.P., India. His research interests include device modeling, simulation of high electron mobility transistors, artificial Neural Networks and Artificial Intelligence.

